



## COPY RIGHT

**2017 IJIEMR.** Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 16<sup>th</sup> December 2017. Link :

<http://www.ijiemr.org/downloads.php?vol=Volume-6&issue=ISSUE-13>

Title: Multilevel Inverter Employed on Shunt Active Power Filter With Single Phase Distribution System.

Volume 06, Issue 13, Page No: 370 – 375.

Paper Authors

**\* K. PRASADA RAO, CH. MURALI.**

\* Dept of EEE, Christu Jyoti Institute of Technology & Science.



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code



## MULTILEVEL INVERTER EMPLOYED ON SHUNT ACTIVE POWER FILTER WITH SINGLE PHASE DISTRIBUTION SYSTEM

**\*K. PRASADA RAO, \*\*CH. MURALI**

\*Assistant Professor, Dept of EEE, Christu Jyoti Institute of Technology & Science, Colombonagar, Yeshwanthapur, Jangaon, TS, India

\*\*Associate Professor, Dept of EEE, Christu Jyoti Institute of Technology & Science, Colombonagar, Yeshwanthapur, Jangaon, TS, India

[muralichilukamari@gmail.com](mailto:muralichilukamari@gmail.com)

[kpr879@gmail.com](mailto:kpr879@gmail.com)

### ABSTRACT

The main aim of this project is modeling and simulation of ninelevel inverter based on shunt active power filter with single phase distribution system. To provide high power quality at the Point of Common Coupling (PCC) of power distribution systems, elimination of the harmonic is indispensably necessary. Most of the important international standards have defined the power quality and given some harmonic limits. Different methods are proposed in literature for solving the harmonic problems. One of these methods, the Active Power Filters (APFs) technique has been studied and developed in the recent years to solve the harmonic problems. The main objective of this paper is single phase multilevel cascaded H-Bridge inverters are used wherein the output waveform has several voltage levels leading to a better and more sinusoidal voltage waveform. As the number of voltage levels reach infinity, the output THD approaches zero. As a result, a lower total harmonic distortion (THD) is obtained. This is proposed, by using MATLAB simulation.

**Key words:** Shunt active filter, point of common coupling, THD, Multilevel inverter, Harmonics

### INTRODUCTION

Pulse Width Modulated (PWM) inverters have been used for both harmonic compensation and static VAR compensation. However, the high initial and running costs have been hindering their practical use in power distribution systems. In addition, it is difficult for PWM-inverter-based active filters to comply with electromagnetic interference (EMI) requirements. A cascade multilevel inverter has been proposed for both harmonics and static var compensation applications. The new cascade inverter eliminates the bulky transformers

required by Static VAR Compensators (SVC's) that employ the multipulse inverter and can respond much faster. This inverter generates almost sinusoidal staircase voltage with only one time switching per line cycle. Its superior suitability has been demonstrated for VAR compensation. When the cascade inverter is applied to line conditioning and active power filtering of a distribution system, it is expected that the initial and running costs and the EMI will be dramatically reduced below that of the traditional PWM inverter. The new cascaded

multilevel inverter, however, poses challenging problems for both harmonic filtering and reactive power (VAR) compensation, such as voltage control and balance of each dc capacitor.

A multilevel inverter is more recent and popular type of power electronic converter that synthesizes a desired output voltage from several levels of dc voltages as inputs. If sufficient number of dc sources is used, a nearly sinusoidal voltage waveform can be synthesized. In comparison with the hard-switched two-level pulse width modulation inverter, multilevel inverter offers several advantages such as, its capabilities to operate at high voltage with lower  $dv/dt$  per switching, high efficiency and low electromagnetic interference. The general concept involves utilizing a higher number of active semiconductor switches to perform the power conversion in small voltage steps. Nowadays, multilevel inverters have achieved increasing contribution in high performance applications. Recently, for high-performance power application, multilevel converters are widely used such as static var compensators, drives and active power filters. The advantages of multilevel inverters are good power quality, high voltage capability and low switching losses. The topologies of multilevel Inverters are classified into three types, that is, the flying capacitor, diode clamped and cascaded multilevel inverters. Among these inverter topologies, the cascaded H-bridge multilevel inverters require the least number of total main components.

The general function of this multilevel inverter is to synthesize a desired voltage from several separate dc sources (SDCSs), which

may be obtained from batteries, fuel cells, or solar cells. These techniques take advantage of special properties available in multilevel inverter to minimize total harmonic distortion and increase output voltage. A multilevel converter has several advantages over a conventional two-level converter that uses high switching frequency pulse width modulation (PWM).

A cascaded multilevel inverter has several advantages they are, when compared with diode-clamped and flying capacitors inverters, it requires the least number of components to achieve the same number of voltage levels and optimized circuit layout and packaging are possible because each level has the same structure and there are no extra clamping diodes or voltage-balancing capacitor and Soft-switching techniques can be used to reduce switching losses.

### **III. PROPOSED SYSTEM**

The basic function of the shunt active power filter is to eliminate harmonics and meet the reactive power requirements of the load locally so that the ac supply feeds only the sinusoidal balanced unity power factor currents. The desired APF currents are estimated by sensing the load current, dc bus voltage, and source voltage. In this section a shunt active power filter is designed for a power distribution systems using a conventional PWM based inverter, which is used for both harmonics and reactive power compensation. The basic building block of the conventional shunt active power filter is shown in Fig. 1.




Figure 1. New topology block diagram

## IV. CASCADED MULTILEVEL INVERTER

A cascaded multilevel inverter consists of a series of H-bridge single-phase, full-bridge inverter units. Figure 2 Shows the basic structure of a single-phase cascaded inverter with SDCSs. The ac terminal voltages of different level inverters are connected in series. Unlike the diode-clamp or an flying-capacitors inverters, the cascaded inverter does not require any voltage-clamping diodes or voltage-balancing capacitors. Each inverter level can generate three different voltage outputs,  $+V_{dc}$ ,  $0$ , and  $-V_{dc}$ , by connecting the dc source to the ac output side by different combinations of the four switches,  $S_1$ ,  $S_2$ ,  $S_3$ , and  $S_4$ . Using the top level as the example, turning on  $S_1$  and  $S_4$  yields  $v_{a4} = +V_d$ . Turning on  $S_2$  and  $S_3$  yields  $v_{a4} = -V_d$ . Turning off all switches yields  $v_{a4} = 0$ . Similarly, the ac output voltage at each level can be obtained in the same manner. If  $NS$  is the number of dc sources, the output phase voltage level is  $m = NS + 1$ . Thus, a five-level cascaded inverter needs four SDCSs and four full bridges. Controlling the conducting angles at different inverter levels can minimize the harmonic distortion of the output voltage. The output voltage of the

inverter is almost sinusoidal, and it has less than 5% total harmonic distribution (THD) with each of the H-bridges switching only at fundamental frequency. If the phase current  $i_a$ , as shown in below Figure 6, is sinusoidal and leads or lags the phase voltage  $v_{an}$  by  $90^\circ$ , the average charge to each dc capacitor is equal to zero over one cycle. Therefore, all SDCS capacitor voltages can be balanced. By connecting the sufficient number of H-bridges incascade and using proper modulation scheme, nearly sinusoidal output voltage waveform. The number of levels in output phase voltage is  $2s + 1$ , where  $s$  is the number of H-bridges used per phase. Figure 3 shows an 9-level output phase voltage waveform using four H-bridges. The magnitude of the ac output phase voltage is given by  $v_{an} = v_{a1} + v_{a2} + v_{a3} + v_{a4}$ .






Figure 2: Single-Phase Multilevel Cascaded H-Bridge Inverter



**Figure 3: Output Waveform of 9-Level Phase Voltage**

## V.SIMULATION RESULTS


Figure 4 shows the Simulink Model of nine level CHB inverter with phase shifted carrier sinusoidal PWM technique.



**Figure 4: Simulink Model of Nine Level CHB Inverter with Phase Shifted Carrier Sinusoidal PWM**


The nine level CHB inverter with phase shifted carrier sinusoidal PWM output voltage waveform is shown in

Figure 5. From Figure 14 it is found that the  $dv/dtof$  nine level inverter is 200 V.



**Figure 5. Output Voltage Waveform of Ninelevel CHB Inverter**

The FFT analysis of output voltage wave form is shown in Figure 6. In this figure it is observed that the dominant harmonic is shifted to further high frequency zone and its frequency is 23850 and 24550 Hz.



**Figure 6: Spectrum Analysis of Output Voltage of Nine Level CHB Inverter**

Table 2. Content of harmonics in source voltage ( $V_{AN}$ ) (from the simulated results).

S No	Order of Harmonics	with shunt APF using PWM based inverter (in %)	with Shunt APF using proposed cascaded-inverter (in %)
1	Fundamental	100	100
2	2 <sup>nd</sup>	10.92	10.00
3	3 <sup>rd</sup>	9.71	7.12
4	4 <sup>th</sup>	7.01	3.91
5	5 <sup>th</sup>	1.05	1.6
6	6 <sup>th</sup>	4.06	0.17
7	7 <sup>th</sup>	4.19	1.14
8	8 <sup>th</sup>	2.92	0.79
9	9 <sup>th</sup>	1.77	0.77
10	11 <sup>th</sup>	1.54	0.44
11	13 <sup>th</sup>	2.29	0.11
12	15 <sup>th</sup>	0.47	0.23
13	17 <sup>th</sup>	1.45	0.57
14	19 <sup>th</sup>	0.45	0.45
15	21 <sup>st</sup>	0.93	0.31
16	23 <sup>rd</sup>	0.76	0.41
17	25 <sup>th</sup>	0.41	0.12
	THD	17.82%	13.36%

The following results give the comparison between PWM and Multilevel Inverter methodologies of shunt APF. These results have been obtained using a FFT tool in MATLAB called 'Power-GUI editor'. Tables 2 and 3 give the comparison of the voltage and current quality in terms of individual and total harmonic distortion (THD) obtained with a shunt APF implemented by both the conventional PWM based inverter.

Table 3. Content of harmonics in supply current (IA) (from the simulated results).

S No	Order of Harmonics	with shunt APF using PWM based inverter (in %)	with Shunt APF using proposed cascaded-inverter (in %)
1	Fundamental	100	100
2	2 <sup>nd</sup>	3.57	2.2
3	3 <sup>rd</sup>	2.55	1.38
4	4 <sup>th</sup>	1.91	1.07
5	5 <sup>th</sup>	1.52	0.83
6	6 <sup>th</sup>	1.25	0.7
7	7 <sup>th</sup>	1.08	0.62
8	8 <sup>th</sup>	0.94	0.54
9	9 <sup>th</sup>	0.85	0.48
10	11 <sup>th</sup>	0.69	0.39
11	13 <sup>th</sup>	0.59	0.33
12	15 <sup>th</sup>	0.51	0.29
13	17 <sup>th</sup>	0.45	0.25
14	19 <sup>th</sup>	0.40	0.23
15	21 <sup>st</sup>	0.36	0.20
16	23 <sup>rd</sup>	0.33	0.19
17	25 <sup>th</sup>	0.3	0.17
	THD	5.87%	3.15%

## CONCLUSION

This paper takes up the commonly used multilevel inverters and proposes a control scheme. Here, we are reducing THD values for different levels of inverter. The proposed multilevel inverter provides higher performance, less EMI, and higher efficiency than the traditional PWM inverter. Because the switching frequency is the line frequency, switching losses and related EMI are negligible. A simple control scheme has been presented for both reactive power (VAR) and harmonic compensation, which ensures dc voltage balance.

## REFERENCES

1. MUHAMMAD H. RASHID, "Power Electronics-Circuits, Devices and Applications".
2. L. UMANAND, "Power Electronics-Essentials and Applications".
3. J. Kumar, B. Das and P. Agarwal, Member, IEEE "Selective Harmonic Elimination Technique for a Multilevel Inverter", Proceedings of the Fifteenth National Power Systems Conference (NPSC), IIT Bombay, December 2008.
4. H. S. Patel and R. G. Hoft, "Generalized harmonic elimination and voltage control in thyristor converters: Part I harmonic elimination", IEEE Transactions on Industrial Applications, Vol. 9, May/June 1973, pp. 310-317.
5. H. S. Patel and R. G. Hoft, "Generalized harmonic elimination and voltage control in thyristor converters: Part II voltage



# International Journal for Innovative Engineering and Management Research

*A Peer Reviewed Open Access International Journal*

[www.ijiemr.org](http://www.ijiemr.org)

control technique”,IEEE Transactions on Industrial Applications, Vol. 10, Sept./Oct. 1974, pp. 666-673.

6. J.A. Mohammed, “Single Phase Inverter Optimum Solving SHEPWM Equations for Single Phase Inverter Using Resultant Method”, Engineering & Technology, Vol. 26, No. 6, 2008, pp. 660-670.