



COPY RIGHT

2018 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors IJIEMR Transactions, online available on 4th May 2018. Link :

<http://www.ijiemr.org/downloads.php?vol=Volume-6&issue=ISSUE-3>

Title: Design and Analysis of Partially Parallel Encoder for 32-bit Polar Codes

Volume 07, Issue 04, Pages: 218 – 226.

Paper Authors

S MOUNIKA, U RAJITHA

Department of ECE, Vaagdevi College of Engineering, Bollikunta Warangal, Telangana.



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code



DESIGN AND ANALYSIS OF PARTIALLY PARALLEL ENCODER FOR 32-BIT POLAR CODES

¹S MOUNIKA,²U RAJITHA

¹Pg Scholar, Department of ECE, Vaagdevi College of Engineering, Bollikunta Warangal, Telangana.

²Assistant professor, Department of ECE, Vaagdevi College of Engineering, Bollikunta Warangal, Telangana

ABSTRACT: Due to the channel accomplishing belongings, the polar code has emerged as one of the most favorable errors-correcting codes. As the polar code achieves the assets asymptotically, but, it need to be lengthy enough to have an amazing error correcting overall performance. Although the preceding absolutely parallel encoder is intuitive and smooth to place into impact, it isn't always appropriate for prolonged polar codes because of the large hardware complexity required. In this quick, we have a look at the encoding method in the point of view of very-massive-scale integration implementation and endorse a state-of-the-art efficient encoder shape this is ok for lengthy polar codes and powerful in assuaging the hardware complexity. As the proposed encoder permits high-throughput encoding with small hardware complexity, it may be systematically implemented to the layout of any polar code and to any stage of parallelism

INTRODUCTION

Additionally, concrete calculations for creating, encoding, and deciphering the code are developed. Even though the polar code accomplishes the actual funnel capacity, the home is asymptotical since a great error fixing performance is acquired once the code length is sufficiently lengthy. To bond with the funnel capacity, the code length

ought to be a minimum of 220 bits, and lots of literature works introduced polar codes varying from 210 to 215 to attain good error-fixing performances used [1]. Because of the funnel capacity achieving property, the polar code has become regarded as a significant breakthrough in coding theory, and also the usefulness from the polar code has been investigated in lots of programs,



including data storage products. Polar code is really a new type of error-fixing codes that provably accomplishes the capability from the underlying channels. Additionally, how big a note paid by a mistake-fixing code kept in storage systems is generally 4096 bytes, i.e., 32 768 bits, and it is likely to be lengthened to 8192 bytes or 16 384 bytes soon. Even though the polar code continues to be considered to be connected with low complexity, this type of lengthy polar code is affected with severe hardware complexity and lengthy latency [2]. Therefore, an architecture that may efficiently cope with lengthy polar codes is essential to help make the very-large-scale integration (VLSI) implementation achievable. Various theoretic facets of the polar code, including code construction and deciphering calculations, happen to be investigated. However, hardware architectures for polar encoding have rarely been talked about. Among a couple of manuscripts coping with hardware implementation, presented an easy encoding architecture that processes all of the message bits inside a fully parallel manner. The fully parallel architecture is intuitive and simple to apply, but it's not appropriate for lengthy polar codes because of excessive hardware

complexity. Additionally, the partial sum network (PSN) to have an SC decoder is considered like a polar encoder. Because of the nature of successive deciphering, however, the amount of inputs is seriously restricted within the PSN, one or two bits at any given time. Since a polar encoder typically takes the inputs from the buffer or memory which bit width is a lot bigger, the PSN isn't suitable for creating an over-all polar encoding architecture. The very first time, this brief evaluates the encoding process within the point of view of VLSI implementation and proposes a partly parallel architecture. The suggested encoder is extremely attractive in applying a lengthy polar encoder as it can certainly acquire a high throughput with small hardware complexity. The polar code is a contemporary magnificence of errors correcting codes that provably achieves the ability of the underlying channels. Though the polar code achieves the underlying channel capacity, the belongings is asymptotical, when you consider that a properly errors correcting standard performance is received while the code is adequately long. The polar code has been seemed as being associated with low complexity, this type of lengthy polar code

suffers from extreme hardware complexity and prolonged latency. Therefore, an shape which could effectively deal with long polar codes is essential to make the VLSI implementation viable. Among a few manuscripts handling the hardware implementation supplied a honest encoding structure that techniques all the message bits in a completely parallel manner. The really parallel shape is intuitive and smooth to put into effect, but it isn't appropriate for long polar codes due to the excessive hardware complexity. Hence we gift the encoding machine within the standpoint of VLSI implementation and proposes a in part parallel architecture. The proposed encoder is fairly appealing in implementing an extended polar encoder, as it can gain a excessive throughput with a small hardware complexity.




Fig.1. Proposed 4-parallel folded architecture

II. EXISTING ENCODING

The polar code utilizes the funnel polarization phenomenon that every funnel approaches whether perfectly reliable or perhaps a completely noisy funnel because the code length would go to infinity on the combined funnel built with some Corresponding sub channels [3]. The generator matrix GN for code length N An easy fully parallel encoding architecture was presented, that has encoding complexity of $O(N \log N)$ for any polar code of length N and takes n stages when $N = 2^n$. Because the longevity of each sub channel is famous a priori, K most dependable sub channels are utilized to transmit information, and also the remaining sub channels are going to predetermined values to create a polar (N, K) code. Because the polar code goes towards the type of straight line block codes, the encoding process could be characterized through the generator matrix. The polar code makes use of the channel polarization phenomenon that each channel strategies both a beautifully dependable or awithout a doubt noisy channel because the code duration is going to infinity over a combined channel built with a difficult and rapid of N identical sub-channels. As the reliability of every sub-channel is called priori, K most

reliable sub-channels are set to predetermined values to collect a polar (N,K) code. Since the polar code belongs to the elegance of linear block codes, the encoding technique can be characterized by way of manner of the generator matrix. The generator matrix GN for code duration N ($2n$) is acquired thru utilizing the nth Kronecker power to the kernel matrix. Given the generator matrix, the code word is computed by means of using manner of $x=uGN$, in which u and x constitute statistics and code word vectors, respectively. Throughout the paper, we expect that records vector u is prepared in a natural order, even as code phrase vector x is organized in a bit reversed order. The encoding complexity of $O(N\log N)=19.26$ for a polar code of period $N=16$ and takes $n=4$ tiers whilst $N=2n$.

A polar code with a period of sixteen bits is carried out with 32 XOR gates and the processed with 4 ranges as demonstrated in fig.1. The absolutely parallel encoder is intuitively designed based totally absolutely on the generator matrix, however implementing such an encoder becomes a great burden while an pro longed polar code is used to advantage an notable blunders correcting common performance. The

reminiscence period and the quantity of XOR gates growth because the code duration will boom.

III. PROPOSED STRUCTURE


We advise a partly parallel structure to encode lengthy polar codes efficiently. Original delay needs $D(w_{ij})$ and recalculated delay needs $D(w_{ij})$. Straight line lifetime chart for w_{2j} and w_{3j} . Suggested approach and just how to change the architecture, a 4-parallel encoding architecture for that 16-bit polar code is exemplified thorough [4]. The fully parallel encoding architecture is first changed to some folded form, and so the lifetime analysis and register allocation are put on the folded architecture. Lastly, the suggested parallel architecture for lengthy polar codes is described. The folding transformation is broadly accustomed to save hardware sources by time-multiplexing several procedures on the functional unit. An information flow graph (DFG) akin to the fully parallel encoding process for 16-bit polar codes is proven, in which a node signifies the kernel matrix operation F, and w_{ij} denotes the jet edge in the it stage. Observe that the DFG from the fully parallel polar encoder is comparable to those of the short Fourier transform with the exception

that the polar encoder utilizes the kernel matrix rather than the butterfly operation. Because of the 16-bit DFG, some-parallel folded architecture that processes 4 bits at any given time could be recognized with placing two functional models in every stage because the functional unit computes 2 bits at any given time. Within the folding transformation, figuring out a folding set, which signifies an order of procedures to become performed inside a functional unit, is an essential design factor. To create efficient folding sets, all procedures within the fully parallel encoding are first considered separate folding sets. Because the input is within an all-natural order, it's reasonable to alternatively distribute the procedures within the consecutive order. Thus, each stage includes two folding sets, because both versions consist of only odd or perhaps procedures to become carried out with a separate unit. For that folded architecture to become achievable, the delay needs should be bigger than or comparable to zero for the edges. Pipelining or retiming techniques does apply towards the fully parallel DFG to guarantee that it is folded hardware has nonnegative delays. Four edges with zero delays are specifically marked with negative zeros since additional


delays are essential because of the mismatch of the amount of delay elements. The DFG is pipelined by placing delay elements, in which the dashed line signifies the pipeline cut set connected with 12 delay elements. The lifetime analysis is utilized to obtain the minimum quantity of delay elements needed in applying the folded architecture. The duration of every variable is graphically symbolized within the straight line lifetime chart. Consequently, the utmost quantity of live variables is 12, meaning the folded architecture could be implemented with 12 delay elements rather than 48. When the minimum quantity of delay elements continues to be determined, each variable is allotted to some register. For that above example, the register allocation. With considering some-parallel processing, variables are carefully allotted to registers inside a forward manner. Finally, the resulting 4-parallel pipelined structure suggested to encode the 16-bit polar code is highlighted, featuring its 8 functional models and 12 delay elements. The suggested architecture continuously processes four samples per cycle based on the folding sets and also the register allocation table. Observe that the suggested encoder takes a set of inputs inside a natural

order and creates a set of outputs inside a bit-corrected order, as proven. Because the functional unit within the suggested architecture processes a set of 2 bits at any given time, the suggested architecture keeps the consecutive order in the input side and also the bit reversed order in the output side if a set of consecutive bits is considered like a single entity. Since a practical unit representing the kernel matrix F processes two bits at any given time, each stage necessitates functional models and also the whole structure requires $P/2 \log_2 N$ functional models as a whole [5]. A set of two functional models takes responsible for one stage, and also the delay elements will be to store variables based on the register allocation table. The hardware structures for stages 1 and a pair of could be straight recognized as no delay elements are essential in individuals stages, whereas for stages 3 and 4, several multiplexers are put before some functional models to configure the inputs from the functional models.


IV.SIMULATION RESULTS:



Fully parallel 32 bit encoder RTL



rtl



Technology view








4 folded parallel architecture RTL




technology view







Fully parallel 16bit encoder




Proposed 16



32 bit fuully parallel



32 bit proposed



V. CONCLUSION

Many optimization techniques happen to be put on derive the suggested architecture. Experimental results reveal that the suggested architecture can help to save the hardware by as much as 73% in comparison with this from the fully parallel architecture. Within the suggested architecture, the amount of functional models needed within the implementation is dependent around the code length N and the amount of parallelism

P. This brief has presented a brand new partly parallel encoder architecture produced for lengthy polar codes. Finally, the connection between your hardware complexity and also the throughputs is examined to decide on the most appropriate architecture for any given application. Therefore, the suggested architecture supplies a practical solution for encoding a lengthy polar code.

REFERENCES

- [1] A. J. Raymond and W. J. Gross, "Scalable successive-cancellation hardware decoder for polar codes," in *Proc. IEEE GlobalSIP*, Dec. 2013, pp. 1282–1285.
- [2] K. K. Parhi, "Calculation of minimum number of registers in arbitrary life time chart," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 41, no. 6, pp. 434–436, Jun. 1995.
- [3] G. Sarkis, P. Giard, A. Vardy, C. Thibault, and W. J. Gross, "Fast polar decoders: Algorithm and implementation," *IEEE J. Sel. Areas Commun.*, vol. 32, no. 5, pp. 946–957, May 2014.
- [4] C. Y. Wang, "MARS: A high-level synthesis tool for digital signal processing architecture design," M.S. thesis, Dept. Elect. Eng., University of Minnesota, Minneapolis, MN, USA, 1992.