



# International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org

**COPY RIGHT**



**ELSEVIER**  
**SSRN**

**2018 IJIEMR.** Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 13<sup>th</sup> Nov 2018. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-07&issue=ISSUE-12](http://www.ijiemr.org/downloads.php?vol=Volume-07&issue=ISSUE-12)

Title: **DESIGN AND IMPLEMENTATION OF EQUAL DC VOLTAGE SOURCE FOR CASCADE H-BRIDGE**

Volume 07, Issue 12, Pages: 164–168.

Paper Authors

**<sup>1</sup>DR T V PAVAN KUMAR, <sup>2</sup>G ISAAC**

<sup>1</sup>K G Reddy College Of Engineering & Technology, Hyderabad.

<sup>2</sup>Global Institute Of Engineering & Technology, Hyderabad



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

## DESIGN AND IMPLEMENTATION OF EQUAL DC VOLTAGE SOURCE FOR CASCADE H-BRIDGE

<sup>1</sup>DR T V V PAVAN KUMAR, <sup>2</sup>G ISAAC

<sup>2</sup>associate Professor, K G Reddy College Of Engineering & Technology, Hyderabad.

<sup>2</sup>assistant Professor, Global Institute Of Engineering & Technology, Hyderabad.

<sup>1</sup>[Pavankumart99@gmail.com](mailto:Pavankumart99@gmail.com), <sup>2</sup>[isaac.galipothula@gmail.com](mailto:isaac.galipothula@gmail.com)

**Abstract:** It isn't conceivable to interface control semiconductor switch coordinate at medium and high voltage level. This displayed another unit of inverters in perspective of applying higher voltage levels, which can be called as astounded inverters. Staggered inverters are sorting out close sinusoidal voltage from a few levels of DC voltages. Dazed inverters sort out the stair – case voltage waveform with some lower consonant substance. The yield voltages from inverters have diminished symphonious turns and mind boggling nature of waveforms. Since when utilized this inverter THD content in voltage waveform is incredibly basic it impacts the execution of load. This article directs consider and examination of a particular stage astonished inverter with different levels. By utilizing Matlab specific astounded inverter models are imitated and get a yield voltage waveform and THD.

**Key words:** Multilevel inverter, Simulink, THD

### I.INTRODUCTION

Generally, the need for an extraordinary contraption has been gotten from various present day applications. Dazed inverters have been pulling in as a result of broadened control assessments, better symphonious execution and moved forward electromagnetic hindrance (EMI) flood that can be recorded with various DC levels that are a relationship of the yield voltage waveform. Medium voltage systems, engine drives and utility applications are a few models, where it is required to change over DC control into AC control. Appropriately, two or three flabbergasted control converter structures have been exhibited. A staggered inverter is a contraption that blends close sinusoidal voltage from different DC voltages. Astounded converters achieve high power examinations, and empower the utilization of viable power sources like photovoltaic, wind, control contraption, and so forth. Dazed converters

utilize in excess of one DC voltage source, battery or capacitors, to pass on in excess of one layer of yield voltage. Staggered inverters have been under inventive work for over three decades and have created beneficial current applications. The general idea joins utilizing a higher number of semiconductor changes to execute the power advance in near nothing voltage steps. The important highlights of a shocked structure are as indicated by the going with:-

1. Without developing the rating of an individual gadget, the broadening of yield power and voltage is conceivable.
2. The damages of the switches don't keep running into any voltage sharing issues. This makes staggered inverters simple to be utilized for applications including high power like awkward engine drivers and utility supplies.

3. Staggered inverters have high capacity since it tends to be exchanged at low rehash. They have the higher voltage restrain.
4. Stunned converters can diminish (dv/dt) to vanquish the engine disappointment issue and EMI issues.
5. No cut-out diodes present as in NPC.
6. No voltage changing capacitors present in FC.
7. With the expansion in the measure of the level, the staircase waveform approximates to a sinusoid.
8. No transformer required as in multi-beat inverters [1, 2].

The new highlights are impeccable to use in responsive power pay which makes inverter to make a high power, high voltage utility with astonished structures. The captivating structures of dazed voltage source inverters allow them to approach high voltages with low music rather the utilization of transformers. There are undeniable power converters which utilized in the circuit there is the issue of waveform quality is one the fundamental concern and it may be tended to in different ways. Waveforms are sifted utilizing capacitors and inductors, in each handy sense. Confining is done on fundamental and aide swinging or to them two if the transformer is utilized. To make the yield waveform unique, low pass channels are much of the time consolidated the circuit. The inverter is the strategy of what sorts of issues which related nature of yield waveform without losing its ability [2].

A three level inverter makes a yield voltage level of 0, +Vdc and - Vdc. A three level inverter limits at high rehash in light of exchanging accidents and contraption rating targets. Three-level converter began the term

stunned converter. Consequently, a few astonished topologies have been conveyed. In 1981, the Neutral Point Clamped (NPC) diode inverter plans were proposed (A. Nabae, I. Takahashi, and H. Akagi) [3], they are in like way called as Clamped Multilevel inverter (DCMLI. In 1992, Flying Capacitor Multilevel inverters (FCMI), (T.A. Meynard and H. Foch) and in 1996, Fell Multilevel inverters (CMI) were proposed (J. S. Lai and F. Z. Peng). Despite how the CMI was formed already, its application did not win until the mid 1990s [4]. The benefits of fell astonished inverters were perceivable for engine drives and utility applications. The fell inverter expanded the energy of medium-voltage high-control inverters. L.M. Tolbert (1999) proposed novel shocked inverter transporter based heartbeat width change frameworks, particularly multicarrier and sort out moved transporter beat width change. Shocked inverters are fitting to current medium voltage engine drives, utility interface for prudent power source frameworks, flexible exchange current transmission framework and parity drive structures. One more decision for an astounded inverter is the fell staggered inverter or game-plan H-relate inverter. The game-plan H-interface inverter showed up in 1975. Mahesh Manivanna and Rama Redd proposed a topology for course H-Bridge astounded inverter. This topology include eight switches, eight diodes and two DC sources [5]. The Cascaded astounded inverter was not completely perceived until two examiners, Lai and Peng. They guaranteed it and displayed its remarkable motivations behind excitement for 1997. New inverter topology is shown here, which is utilizes limit dc sources [6].

## II. CASCADE H BRIDGE MULTILEVEL INVERTER

One more option for an astounded inverter is the fell staggered inverter or blueprint H-interface inverter. The strategy H-interface inverter showed up in 1975 [7]. The Cascaded flabbergasted inverter was not completely perceived until two analysts, Lai and Peng. They approved it and introduced its assorted great conditions in 1997. New inverter topology is shown here, which is utilizes disengage dc sources [8]. Beginning now and into the not so distant, the CMI has been used in a wide combination of livelihoods. With its assessed quality and flexibility, the CMI demonstrates greatness in high-control applications, particularly shunt and strategy related Substances controllers. The CMI yield voltage waveforms are composed by joining different remote voltage levels. Fig. 2.3 displays the three-level course H interface dazed inverters freely




Fig. 1 Cascade H bridge multilevel inverter

Each level of inverter produces three obvious voltage regards be specific,  $+V_{dc}$ , 0, and  $-V_{dc}$  by accomplice cooling yield with the dc supply utilizing remarkable mixes of the four switches,  $S_1, S_2, S_3, S_4$ . To taken  $+V_{dc}$ , switches  $S_1$  and  $S_4$  are turned on, and  $-V_{dc}$  can be taken by turning on switches  $S_2$  and  $S_3$ . Turning on  $S_1$  and  $S_2$  or  $S_3$  and  $S_4$ , the voltage of yield progresses toward getting the opportunity to be

0. The constrained air framework yields of all full-interface inverter levels are connected in game-plan to get the joined voltage waveform as the entire of the inverter yields.




Fig. 2 Conventional diagram of nine level cascade H bridge multilevel inverter

Nine level course H relate stunned inverters are appeared in fig. 2 in the circuit for DC source and sixteen IGBT are utilized for exchanging purposes. The Simulink model of nine level course H relate stunned inverter is appeared in fig. 3. It contain eight heartbeat generators, four subsystems, one voltage estimation, one degree and one power GUI




Fig. 3 Simulation diagram of nine level cascade H bridge multilevel inverter

Each piece of dc source (SDCS) is connected with a particular stage full-system or H-relate inverter. The level of the atmosphere control framework yield mastermind, the voltage is the aggregate of the voltages gotten by H-ranges. The yield voltage of Four H Bridges is nine levels (0V, 3V, 6V, 9V, 12V, - 3V, - 6V, - 9V, - 12V).

### III. FOURIER SERIES AND HARMONICS ELIMINATION THEORY

The Fourier verbalization of the flabbergasted yield voltage can be gotten by putting Fourier hypothesis to the yield voltage waveform of dazed converters, as (1). In the event that in the staggered converter, the DC voltages are indistinguishable, the condition for the fundamental continue exchanging control technique can be tended to as:

$$V(t) = \sum_{n=1,3,5,\dots}^{\infty} \left( \frac{4V_{dc}}{n\pi} \right) [\cos(n\theta_1) + \cos(n\theta_2) + \cos(n\theta_3) + \dots]$$

The condition above demonstrates that no even sounds are open in the yield voltage in light of the way that the yield voltage waveform is the odd quarter - wave symmetric. In like way the pinnacle estimations of these odd music are tended to the degree that the exchanging centers  $\theta_1, \theta_2, \dots$ . Moreover, the consonant conditions passed on from the above condition are radiant conditions.

In light of the hypothesis of consonant exchange, to refrain from the nth symphonious,

$$\cos(n\theta_1) + \cos(n\theta_2) + \dots + \cos(n\theta_s) = 0$$

For the 9-level multilevel converters, the harmonic equatio

$$\cos(\theta_1) + \cos(\theta_2) + \cos(\theta_3) + \cos(\theta_4) = (4V_{dc}/n\pi)$$

$$\cos(5\theta_1) + \cos(5\theta_2) + \cos(5\theta_3) + \cos(5\theta_4) = 0$$

$$\cos(7\theta_1) + \cos(7\theta_2) + \cos(7\theta_3) + \cos(7\theta_4) = 0$$

$$\cos(9\theta_1) + \cos(9\theta_2) + \cos(9\theta_3) + \cos(9\theta_4) = 0$$

By utilizing resultant hypothesis above consonant conditions can be resolve; they should be changed into polynomials. At first, change the components,

$$X_1 = \cos(\theta_1)$$

$$X_2 = \cos(\theta_2)$$

$$X_3 = \cos(\theta_3)$$

$$X_4 = \cos(\theta_4)$$

Utilizing the accompanying trigonometric characters:

$$\cos 5\theta = 5\cos\theta - 20\cos^3\theta + 16\cos^5\theta \tag{11}$$

$$\cos 7\theta = 7\cos\theta - 56\cos^3\theta + 112\cos^5\theta - 64\cos^7\theta \tag{12}$$

$$\cos 9\theta = 9\cos\theta - 120\cos^3\theta + 432\cos^5\theta - 576\cos^7\theta + 256\cos^9\theta \tag{13}$$

A concise time allotment later, apply them to the great consonant conditions above, and the running with polynomial symphonious conditions can be produced.

$$P_1(X_1, X_2, X_3, X_4) = \sum_{n=1}^4 X_n - m = 0 \tag{14}$$

$$P_5(X_1, X_2, X_3, X_4) = \sum_{n=1}^4 5X_n - 20(X_n)^3 - 16(X_n)^5 = 0 \tag{15}$$

$$P_7(X_1, X_2, X_3, X_4) = \sum_{n=1}^4 -7X_n + 56(X_n)^3 - 112(X_n)^5 + 64(X_n)^7 = 0 \tag{16}$$

$$P_9(X_1, X_2, X_3, X_4) = \sum_{n=1}^4 9X_n - 120(X_n)^3 + 432(X_n)^5 - 576(X_n)^7 + 256(X_n)^9 = 0 \tag{17}$$

### IV. RESULT

Simulink model of nine level course H relate stunned inverter is appeared in fig. 3. The yield voltage waveform related with the nine level course H relate astonished inverter is appeared in fig. 4 and fig. 5 tends to the FFT examination of the tantamount.





Fig. 4 Output waveform of nine level cascade H bridge multilevel inverter

From the yield voltage waveform unquestionably the nine levels are:

0V, 3V, 6V, 9V, 12V, - 3V, - 6V, - 9V, - 12V

The THD of the model is 28.81%

In like manner propagation appear for 5, 7, 11 or more up to 17 level are reenacted in Matlab and following results are get.



**Fig. 5** FFT analysis of nine level inverter

Also multiplication display for 5, 7, 11 or more up to 17 level are reenacted in Matlab and following outcomes are get.

**Table no. 1 THD on different levels**

Sr. No.	Number of level	THD
1	3	37.7 %
2	5	28.83%
3	7	28.83%
4	9	28.81%
5	11	15.78 %
6	13	15.78 %
7	15	10.74 %

## V. CONCLUSION

This paper considered identified with age clearly H relate stunned inverter and lessening symphonious by falling H ranges. Paralyzed inverter is imitated utilizing MATLAB programming. In addition, THD examination is finished utilizing the FFT gadget of MATLAB programming. Completion centers are figured utilizing limit FSOLVE in MATLAB. It is clear from table no. 1 THD of shocked inverter is decreased by falling H ranges.

## REFERENCES

[1] José Rodríguez, Jih-Sheng Lai, Fang Zheng Peng, “Multilevel Inverters: A Survey of Topologies, Controls, and Applications”, IEEE

Transactions On Industrial Electronics, vol. 49, no. 4, August 2002.

[2] Jih-Sheng Lai, Fang Zheng Peng, “multilevel converters-A new breed of power converters”, IEEE Transactions On Industry Applications, vol. 32, no. 3, May/june 1996.

[3] R. H. Baker, “Bridge converter circuit”, U.S. Patent 4 270 163, May 1981.

[4] F. Z. Peng, J. S. Lai, “Multilevel cascade voltage-source inverter with separate DC sources”, U.S. Patent 5 642 275, June 24, 1997.

[5] G. Mahesh Manivanna, S. Rama Reddy, “Analysis and Simulation of Seven Level Inverter System”, Int J Engg Techsci Vol 1, pp. 62-68 , 2010

[6] P. Hammond, “A new approach to enhance power quality for medium voltage ac drives,” IEEE Trans. Ind. Applicat., vol. 33, pp. 202–208, Jan./Feb. 1997.

[7] R. H. Baker, L. H. Bannister, “Electric Power Converter”, U.S. Patent 3 867 643, Feb. 1975.

[8] P. Hammond, “A new approach to enhance power quality for medium voltage ac drives”, IEEE Trans. Ind. Application, vol. 33, pp. 202–208, Jan./Feb. 1997.