



International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org

COPY RIGHT



ELSEVIER
SSRN

2019IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 4th Aug 2019. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-08&issue=ISSUE-08](http://www.ijiemr.org/downloads.php?vol=Volume-08&issue=ISSUE-08)

Title **EFFICIENT MIXED LOGIC DESIGN FOR DECODER CIRCUITS COMBINING TRANSMISSION LOGIC GATE (TGL) DUAL VALUE LOGIC (DVL)**

Volume 08, Issue 08, Pages: 220–225.

Paper Authors

MR. K.RAVI, MR. K.NIRMALA

SREE VAHINI INSTITUTE OF SCIENCE & TECHNOLOGY, TIRUVURU, KRISHNA



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

EFFICIENT MIXED LOGIC DESIGN FOR DECODER CIRCUITS COMBINING TRANSMISSION LOGIC GATE (TGL) DUAL VALUE LOGIC (DVL)

¹MR. K.RAVI, ²MR. K.NIRMALA

¹Vlsi, Sree Vahini Institute of Science & Technology, Tiruvuru, Krishna

²Professor, Sree Vahini Institute of Science & Technology, Tiruvuru, Krishna

ABSTRACT:

This paper presents Two epic topologies are displayed for the 2-4 decoder: a 14- transistor topology pointing on limiting transistor check and power dispersal and a 15- transistor topology pointing on high power-defer execution. Both a typical and a reversing decoder are executed for each situation, yielding an aggregate of four new plans. Besides, four new 4-16 decoders are structured, by utilizing blended rationale 2-4 pre-decoders joined with standard CMOS post-decoder. Using transmission door rationale double esteem rationale and static cmos. All proposed decoders have full swinging ability and decreased transistor check thought about to their traditional CMOS partners. At long last, an assortment of relative zest reenactments at the 32 nm demonstrates that the proposed circuits present a huge improvement in power and delay, outflanking CMOS in nearly all cases. Power and vitality scattering are decreased utilizing transmission entryway logic(TGL), which are the difficult factors in the VLSI CMOS plan. So as to get solid yield level PMOS and NMOS are associated together. In dynamic mode, TGL method accomplishes 83% control decrease when contrasted with the customary CMOS design. 125nm CMOS innovation is used to mimic yields in XLINX programming

INTRODUCTION:

STATIC cmos circuits are utilized for most by far of rationale doors in incorporated circuits. They comprise of reciprocal N-type metal-oxide-semiconductor (nMOS) pulldown and P-type metal-oxide semiconductor (pMOS) pullup systems also, present great execution just as protection from commotion also, gadget variety. In this manner, corresponding metal-oxide semiconductor (CMOS) rationale is portrayed by heartiness

against voltage scaling and transistor estimating and in this manner solid activity at low voltages and little transistor sizes. Information signals are associated with transistor entryways just, offering decreased structure intricacy and assistance of cell-based rationale amalgamation what's more, structure. Pass transistor rationale (PTL) was for the most part created in the 1990s, when different structure styles were presented, planning to give a reasonable option to

CMOS rationale and improve speed, power, and region. Its principle structure distinction is that inputs are connected to both the doors and the source/channel dispersion terminals of transistors. Pass transistor circuits are executed with either individual n MOS / p MOS pass transistors or parallel sets of n MOS and p MOS called transmission doors. Line decoders are principal circuits, broadly utilized in the fringe hardware of memory clusters (e.g., SRAM). This brief builds up a blended rationale strategy for their usage, settling on improved execution contrasted with single-style plan. The remainder of this brief is sorted out as pursues: Section II gives a short review of the analyzed decoder circuits, executed with ordinary CMOS rationale. Area III presents the new blended rationale structures. Area IV leads a similar reenactment consider among the proposed and regular decoders, with a point by point dialog on the determined results. Area V gives the synopsis and last ends of the work displayed. In computerized frameworks, discrete amounts of information are spoken to by twofold codes. A n-bit twofold code can speak to up to $2n$ unmistakable components of coded information. A decoder is a combinational circuit that changes over double data from n input lines to a limit of $2n$ interesting yield lines or less if the n-bit coded data has unused blends. The circuits inspected here are n-to-m line decoders, which produce the $m = 2n$ min terms of n input factors.

NEW MIXED-LOGIC DESIGNS:

Transmission door rationale (TGL) can effectively execute Or potentially doors, in

this manner it very well may be connected in line decoders. The 2-input TGL AND/OR entryways are appeared, individually. They are full-swinging, however not reestablishing for all input mixes. Concerning, there are two principle circuit styles: those that utilization nMOS-just pass transistor circuits, as CPL, Three-transistor AND/OR doors considered in this work. (a) TGL AND entryway. (b) TGL OR door. (c) DVL AND door. (d) DVL OR entryway. those that utilization both nMOS and pMOS pass transistors, as DPL and DVL. The style we consider in this work is DVL, which safeguards the full swing activity of DPL with decreased transistor check [10]. The 2-input DVL AND/OR entryways are appeared in Fig. 3(c) and (d), individually. They are fullswinging yet non-reestablishing, also. Accepting that corresponding information sources are accessible, the TGL/DVL entryways require just 3 transistors. Decoders are high fan-out circuits, where couple of inverters can be utilized by various doors, in this way utilizing TGL and DVL can result to decreased transistor check. A significant basic normal for these doors is their uneven nature, ie the way that they don't have adjusted information loads.

As appeared in Fig. 3, we marked the 2 entryway inputs X and Y . In TGL doors, input X controls the entryway terminals of every one of the 3 transistors, while input Y engenders to the yield hub through the transmission door. In DVL doors, input X controls 2 transistor door terminals, while input Y controls 1 door terminal and spreads

through a pass transistor to the yield. We will allude to X and Y as the control flag and proliferate flag of the entryway, individually. Utilizing a reciprocal contribution as the engender flag isn't a great practice, since the inverter added to the engendering way builds delay essentially. In this way, while executing the restraint (A B) or suggestion (A + B) work, it is increasingly effective to pick the transformed variable as control flag. While actualizing the AND (AB) OR (A + B) work, either decision is similarly effective. At last, while executing the NAND (A + B) or NOR (A B) work, either decision results to an integral spread flag, perforce. Structuring a 2– 4 line decoder with either TGL or DVL doors would require an aggregate of 16 transistors (12 for AND/OR doors what's more, 4 for inverters). In any case, by blending both AND entryway types into a similar topology and utilizing appropriate flag course of action, it is conceivable to dispose of one of the two inverters, in this way diminishing the complete transistor check to 14. Give us a chance to expect that, out of the two information sources, specifically, An and B, we intend to wipe out the B inverter from the circuit. The D0 minterm (AB) is actualized with a DVL entryway, where A is utilized as the spread flag. The D1 minterm (AB) is executed with a TGL door, where B is utilized as the proliferate flag. The D2 minterm (AB) is executed with a DVL door, where An is utilized as the proliferate flag. At last, The D3 minterm (AB) is actualized with a TGL door, where B is utilized as the

engender flag. These specific decisions totally deflect the utilization of the reciprocal B flag. thusly, the B inverter can be dispensed with from the circuit, bringing about a 14-transistor topology (9 nMOS and 5 pMOS). Following a comparative system with OR entryways, a 2– 4 modifying line decoder can be executed with 14 transistors (5 nMOS furthermore, 9 pMOS) too: I0 and I2 are actualized with TGL (utilizing B as the engender flag), and I1 and I3 are executed with DVL (utilizing An as the proliferate flag). The B inverter can be omitted. Inverter disposal decreases the transistor check, consistent exertion and in general exchanging action of the circuits, in this manner diminishing force dispersal. The two new topologies are named "2– 4LP" and "2– 4LPI," where "LP" means "low power" furthermore, "I" for "transforming." Their schematics, separately.

The low-control topologies introduced above have a downside as to case delay, which originates from the utilization of correlative An as the spread flag on account of D0 also, I3. Nonetheless, D0 and I3 can be productively actualized utilizing static CMOS entryways, without utilizing reciprocal signs. In particular, D0 can be executed with a CMOS NOR door and I3 with a CMOS NAND entryway, including one transistor to every topology. The new 15T structures present a huge improvement in deferral while just marginally expanding force scattering. They are named "2– 4HP" (9 nMOS, 6 pMOS) and "2– 4HPI" (6 nMOS, 9 pMOS), where "HP" means "high

execution" and "I" means "altering." The 2–4HP and 2–4HPI schematics are appeared, individually.

The low-control topologies displayed above have a disadvantage with respect to case delay, which originates from the utilization of integral An as the spread flag on account of D0 what's more, I3. In any case, D0 and I3 can be proficiently executed utilizing static CMOS doors, without utilizing correlative signs. In particular, D0 can be executed with a CMOS NOR entryway and I3 with a CMOS NAND door, including one transistor to every topology. The new 15T plans present a noteworthy improvement in postponement while just somewhat expanding force dissemination. They are named "2–4HP" (9 nMOS, 6 pMOS) and "2–4HPI" (6 nMOS, 9 pMOS), where "HP" means "high execution" and "I" means "upsetting." The 2–4HP and 2–4HPI schematics are appeared, individually

SIMULATIONS:

In this segment, we play out an assortment of BSIM4-based flavor recreations on the schematic dimension, so as to think about the proposed blended rationale decoders with the traditional CMOS. The circuits are actualized utilizing a 32 nm prescient innovation model for low-control applications (PTM LP), joining high-k/metal entryway and stress impact [11]. For reasonable and unprejudiced correlation we use unit-estimate transistors only ($L_n = L_p = 32$ nm, $W_n = W_p = 64$ nm) for all decoders. All circuits are reproduced with changing recurrence (0.5, 1.0, 2.0 GHz) and voltage (0.8, 1.0, 1.2 V), for an aggregate of 9

reproductions. Every reproduction is rehased multiple times with fluctuating temperature (–50, –25, 0, 25, and 50 °C) and the normal control/delay is determined and displayed for each situation. All data sources are cushioned with adjusted inverters ($L_n = L_p = 32$ nm, $W_n = 64$ nm, $W_p = 128$ nm) and all yields are stacked with a capacitance of 0.2 fF, as appeared. Besides, appropriate piece arrangements are embedded to the contributions, so as to cover every single imaginable change a decoder can perform. A 2–4 decoder has 2 inputs, which can create $2^2 = 4$ distinctive parallel mixes, in this manner yielding an aggregate of $4 * 4 = 16$ potential changes. The 2–4 decoders are reenacted for 64 nanoseconds (ns), so the 16-bit input arrangements are rehased multiple times. So also, a 4–16 decoder has 4 inputs, $2^4 = 16$ input blends and $16 * 16 = 256$ potential advances hence the 4–16 decoders are recreated for 256 ns to precisely spread all advances once. Delineates the info/yield waveforms of our proposed 2–4 decoders for each of the 16 input changes, showing their full swinging capacity. The measurements considered for the correlation are: normal control dispersal, most pessimistic scenario deferral and power-postpone item (PDP). With persistent sub-micron scaling and low voltage activity, spillage control has turned out to be progressively significant as it overwhelms the dynamic one [12].

In our examination, both spillage and dynamic flows are considered and the complete power dispersal is removed from flavor reproduction, estimated in nano watts

(nW). With respect to, we note the most astounding worth that happens among all I/O advances, estimated in picoseconds (ps). At long last, PDP is assessed as normal power*max delay and estimated in electronvolts (eV). The recreation results in regards to power, PDP and deferral are appeared in Tables III– V, individually. Every one of the proposed plans will be contrasted with its customary partner. In particular, 2– 4LP and 2– 4HP are contrasted with 20T, 2– 4LPI and 2– 4HPI are contrasted with modifying 20T, 4– 16LP and 4– 16HP are contrasted with 104T lastly, 4– 16LPI and 4– 16HPI are contrasted with modifying 104T. As indicated by the acquired outcomes, 2– 4LP presents 9.3% less control dispersal than CMOS 20T, while presenting an expense of 26.7% higher postponement and 15.7% higher PDP. On the other hand, 2– 4HP beats CMOS 20T in all viewpoints, decreasing power, postponement, and PDP by 8.2%, 4.3%, and 15.7%, separately. Both of our upsetting plans, 2– 4LPI and 2– 4HPI, outflank CMOS 20T upsetting in all perspectives too. In particular, 2– 4LPI decreases power, deferral, and PDP by 13.3%, 11%, and 25% individually, while 2– 4HPI does as such by 11.2%, 13.2%, and 25.7%. With respect to 4– 16 reenactments, the acquired outcomes are comparative. The 4– 16LPI decoder, presents 6.4% lower control scattering with the expense of 17.9% higher postponement and 1.9% higher PDP than CMOS 104T. The remainder of the decoders, specifically, 4– 16LP, 4– 16HP, and 4– 16HPI, present preferred outcomes

over relating CMOS decoders in all cases, which can be abridged as pursues: 7.4%, 6.5%, and 6.0% lower control, 4.5%, 9.3%, and 2.3% lower delay; and 11.1%, 15.3%, and 7.9% lower PDP, individually.

CONCLUSION:

This brief has presented a productive blended rationale plan for decoder circuits, joining TGL, DVL and static CMOS. By utilizing this procedure, we created four new 2– 4 line decoder topologies, in particular 2– 4LP, 2– 4LPI, 2– 4HP and 2– 4HPI, which offer diminished transistor include and improved powerdelay execution in connection to customary CMOS decoders. Besides, four new 4– 16 line decoder topologies were displayed, to be specific 4– 16LP, 4– 16LPI, 4– 16HP and 4– 16HPI, acknowledged by utilizing the blended rationale 2-4 decoders as predecoding circuits, joined with postdecoders executed in static CMOS to give driving capacity. An assortment of near zest recreations was performed at 32 nm, checking, as a rule, a positive preferred standpoint in support of the proposed plans. The 2– 4LP and 4– 16LPI topologies are for the most part appropriate for applications where region and power minimization is of essential concern. The 2– 4LPI, 2– 4HP, and 2– 4HPI, just as the comparing 4– 16 topologies (4– 16LP, 4– 16HPI, and 4– 16HP), demonstrated to be feasible and all-around proficient plans; along these lines, they can adequately be utilized as structure obstructs in the structure of bigger decoders, multiplexers, and other combinational circuits of differing execution prerequisites.

In addition, the displayed diminished transistor tally and lowpower qualities can profit both mass CMOS and SOI plans also. They got circuits are to be executed on format level, making them appropriate for standard cell libraries also, RTL structure.

REFERENCE:

- [1] N. H. E. Weste and D. M. Harris, CMOS VLSI Design, a Circuits and Frameworks Perspective, fourth ed. Boston, MA, USA: Addison-Wesley, 2011.
- [2] R. Zimmermann and W. Fichtner, "Low-control rationale styles: CMOS versus pass-transistor rationale," IEEE J. Strong State Circuits, vol. 32, no. 7, pp. 1079– 1090, Jul. 1997.
- [3] K. Yano et al., "A 3.8-ns CMOS 16 × 16-b multiplier utilizing corresponding pass-transistor rationale," IEEE J. Strong State Circuits, vol. 25, no. 2, pp. 388– 393, Apr. 1990.
- [4] M. Suzuki et al., "A 1.5 ns 32b CMOS ALU in twofold pass-transistor rationale," in Proc. IEEE Int. Strong State Circuits Conf., 1993, pp. 90– 91.
- [5] X. Wu, "Hypothesis of transmission switches and its application to plan of CMOS advanced circuits," Int. J. Circuit Theory Appl., vol. 20, no. 4, pp. 349– 356, 1992.
- [6] V. G. Oklobdzija and B. Duchene, "Pass-transistor double esteem rationale for low-control CMOS," in Proc. Int. Symp. VLSI Technol., 1995, pp. 341– 344.
- [7] M. A. Turi and J. G. Delgado-Frias, "Diminishing vitality utilization in location decoders by methods for specific precharge

plans," Microelectron. J., vol. 40, no. 11, pp. 1590– 1600, 2009.

- [8] V. Bhatnagar, A. Chandani, and S. Pandey, "Streamlining of line decoder for 128 × 128 6T SRAMs," in Proc. IEEE Int. Conf. VLSI-SATA, 2015, pp. 1– 4.
- [9] A. K. Mishra, D. P. Acharya, and P. K. Patra, "Novel structure method of location decoder for SRAM," Proc. IEEE ICACCCT, 2014, pp. 1032– 1035.
- [10] D. Markovic, B. Nikoli ' c, and V. G. Oklobdzija, "A general technique in syn-' proposition of pass-transistor circuits," Microelectron. J., vol. 31, pp. 991– 998, 2000.
- [11] [Online]. Accessible: <http://ptm.asu.edu/>
- [12] N. Lotze and Y. Manoli, "A 62 mV 0.13 μm CMOS standard-cellbased structure procedure utilizing Schmitt-trigger rationale," IEEE J. Strong State Circuits, vol. 47, no. 1, pp. 47– 60, Jan. 2012.

Student Details:



Mr. K.Ravi, student of Electronics & Communication Engineering Department, Sree Vahini Institute of Science & Technology, Tiruvuru, Krishna.



International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijemr.org