



International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org

COPY RIGHT



ELSEVIER
SSRN

2019IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 6th Aug 2019. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-08&issue=ISSUE-08](http://www.ijiemr.org/downloads.php?vol=Volume-08&issue=ISSUE-08)

Title **LOW POWER AND AREA EFFICIENT PARALLEL CHEIN SEARCH ARCHITECTURE**

Volume 08, Issue 08, Pages: 318–322.

Paper Authors

E.NARESH, K.PAVANI

ARJUN COLLEGE OF TECHNOLOGY & SCIENCE, BATASINGARAMI, TS, INDIA, 501512



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

LOW POWER AND AREA EFFICIENT PARALLEL CHIEF SEARCH ARCHITECTURE

¹E.NARESH, ²K.PAVANI

¹M.TECH VLSISD, DEPT OF E.C.E, ARJUN COLLEGE OF TECHNOLOGY & SCIENCE, BATASINGARAMI, TS, INDIA, 501512

²ASSISTENT PROFESSOR, ARJUN COLLEGE OF TECHNOLOGY & SCIENCE, BATASINGARAMI, TS, INDIA, 501512

ABSTRACT:

The short horizontal Bose chaudhuri Hocquenghem (BCH) Chien search for signs of a new power-saving (CS) structure is proposed. For syndrome-based decoding, CS plays an important role in identifying the areas of error, but incurs a huge waste of exhaustive computation power consumption. The proposed architecture, the process of searching for the binary representation of the matrix is decomposed in two steps. This is neither new low power architecture for parallel CS provided. By reducing access to the second stage of the conventional CS to achieve significant power savings is decomposed in two steps. Error operate under the same ownership, the less energy the size of the CS in the construction sector in different configurations, and error correction capability of the horizontal factor compared to traditional construction. Power saving horizontal factor or increase the size of the field will become more and more important. Further this project is enhanced by replacing by multiplier architecture with radix8 modified booth multiplication algorithm for more power and area reduction. Radix4 modified booth encoding algorithm produces 50 percent reduction in partial products.

Keywords: Bose-Chaudhuri- Hocquenghem (BCH) codes, ChienSearch (CS), low power, two step approach, modified booth encoding.

1. INTRODUCTION

Among several error-correction codes used to improve corrupted code words in digital communication and storage systems, the Bose–Chaudhuri–Hocquenghem (BCH) code is one of the most conventional algebraic codes due to its powerful error-correction performance and low-cost hardware complexity. The binary BCH code has been employed in various systems such as advanced solid-state storages and optical fiber communication systems [1], and most of these applications are connected demanding ever higher decoding throughput and more larger error-

correction capability. In general, decoding a BCH code that can correct t bits at maximum is composed of three major blocks, namely, syndrome calculation (SC), key-equation solver (KES), and Chien search (CS) [1]. Given a received code word $R(x)$, the SC calculate $2t$ syndromes, and the KES produce the error locator polynomial $\Lambda(x)$ using the syndromes. Finally, error position $E(x)$ is calculated by locating roots of $\Lambda(x)$ based on the CS architecture. In a parallel BCH decoder, the CS is a important contributor to the power consumption and takes up to a half of overall power consumption [2]. More

termination procedure presented are to remove redundant after finding the last error. In this brief, we present a new approach in which the parallel CS is decomposed into two steps. The first step is entering every cycle, but the second step is activated only when the first step is successful, producing in a less number of access. The proposed two-step approach is conceptually similar to that. Although the two-step approach, mostly, effect to the increase in critical path delay and latency, the disadvantages are proposed in this brief by employing an efficient pipelined structure. Otherwise the previous architectures, the proposed architecture can save the power consumption regardless of error locations.

2. RELATED STUDY

Communications and storage systems for various error correction codes are used to recover the corrupted code words, Bose-Chaudhuri-Hocquenghem (BCH) code is the most widely used due to its powerful error correction performance and affordable hardware complexity is one of the algebraic signs. Binary BCH code is a solid-state storage such forward and optical fiber communication systems [2], most of the applications and the never-ending demand for high throughput decoding has been running ever larger error correction capability of different systems. Satisfying the huge computational capacity of high throughput and strong error correction is inevitable, therefore, becomes more and more important power saving structure of the BCH decoding. In general, a BCH decoder to correct the bits T at the peak of the three main blocks, namely, the syndrome calculation (SC), the key-equation solving (KES) has, and Chien search (CS).

Receiving a code word for a given $R(x)$ Compute syndromes SC $2T$ and $KES(X)$ using the syndromes of the error locator polynomial $\Lambda(X)$. Finally, the error is $E(X)$ is CS determined by the algorithm is based on the finding. In a parallel BCH decoder, CS main cause of power consumption and total electricity consumption [2] and can take up to a half. Numerous studies have demonstrated the ability to reduce the power consumption of CS proposed structures. Early termination of the methods presented. After finding an error in the past to eliminate redundant computations are. An additional error counter is incremented when an error is found, and the counter KES downsides found in the CS is turned off matches. BCH decoder dealing with a small number of errors early in the implementation of the common and effective drug, though, when the power saving small insignificant error correction capability, [1], is a more effective method in polynomial order reduction (POR) when the error was found in the error locator polynomial of the proposed reform. Locator polynomial order one at a time, errors are detected by the decline and eventually becomes zero. POR [8] at a time, gradually power down circuitry associated with a polynomial factor makes it impossible for the CS. POR for serial BCH decoders are successful, however, because it is difficult to apply the technique of complex polynomial update parallel architecture. Furthermore, all of the previous power saving algorithms, including early termination, and the POR [4], depending on the position of the errors. For example, if faults at the end of the term of the code, as in the case of power savings is significant that in the beginning of errors.

In this brief, we have a new approach, which is parallel to the CS proposed two stages of decomposition.

3. PROPOSED SYSTEM

We want to send a k digit plaintext message, RS will send $n = k + 2s$ digits, and guarantee that the correct message can be reconstructed at the other end if there are fewer than s corrupted digits. An example of commonly used parameters: $k = 223$, $s = 16$, $n = k + 2s = 255$, giving the ability to correct 16 corrupted digits out of every 255 digit packet. In general, the number of bits in a digit and the parameters n and s are tuned to optimize for your application. A CD-ROM can correct a burst of up to 4000 consecutive errors.

$$Y(\alpha^{wp+i}) = \sum_{j=1}^t FFM_{ij} = \sum_{j=1}^t \Omega_j A_{ij} = [\Omega_1 \Omega_2 \dots \Omega_t] \begin{bmatrix} A_{i1} \\ A_{i2} \\ \vdots \\ A_{it} \end{bmatrix}$$

Where i ranges from 1 to p . The CS determines the presence of an error when $Y(\alpha^{wp+i})$ is 1, which implies that α^{wp+i} is a root of the error locator polynomial. In the GF of dimension m , the multiplicative identity element, α^0 or α^{2m-1} , is defined as 1, i.e., $0(m-1:1)1(0)$, more precisely. The main idea comes from the fact that the absence of errors is guaranteed if some bits of $Y(\alpha^{wp+i})$ are not equal to those of $0(m-1:1)1(0)$. In the case of GF(24), for example, no presence of errors is guaranteed if $Y(\alpha^{wp+i})(3:2) = 0$. Similar to [4], a two-step approach is employed for early detection.

The simulation result for Ripple carry adder based on cin value get the final outputs. Fig 6: shows the simulation result for Modified Booth Multiplier, in this following algorithm to perform

multiplication operation. Fig : shows the simulation result for conventional Two-Step structure for Parallel Chien Search architecture using modified Booth multiplier, where it gives eight outputs by adding two inputs. and Fig: shows the simulation result for The RTL Schematic of two-step structure for parallel CS using modified Booth multiplier and modified Booth algorithm.




Fig.3.1. Schematic model.

CS low power, depending on the size of the field of construction of the proposed two step different configurations, and error-correction capability of the horizontal factor compared to traditional construction. At the operating frequency of 200 MHz for all the CS blocks with a 130-nm CMOS technology is, and equally probable error model [7], [8] adopted simulations power consumption. More precisely, V errors BCH (n, k, t) signals, the average bit of a distance between two adjacent errors n / V model, every bit of the code word received is from the same error occurs when the reference is corrupted.



Fig.3.2. Output decoder.




Fig.3.3. Output of Chien search architecture.

4. CONCLUSION

This is neither new low-power architecture for parallel CS provided. By reducing access to the second stage of the conventional CS to achieve significant power savings is decomposed in two steps. Error operate under the same ownership, the less energy the size of the CS in the construction sector in different configurations, and error-correction capability of the horizontal factor compared to traditional construction. From the experimental results, the proposed construction of a 50% reduction in power consumption compared to the conventional horizontal CS show. Power saving horizontal factor or increase the size of the field will become more and more important. Reed Solomon codes, such as

the proposed two-step CS also applies to other linear block codes.

REFERENCES

- [1] S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications, 2nd ed. Englewood Cliffs, NJ, USA: Prentice-Hall, 2004.
- [2] S. B. Wicker, Error Control Systems for Digital Communication and Storage. Englewood Cliffs, NJ, USA: Prentice-Hall, 1994.
- [3] Y. Lin, C. Yang, C. Hsu, H. Chang, and C. Lee, "A MPCN-based parallel architecture in BCH decoders for NAND Flash memory devices," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 10, pp. 682–686, Oct. 2011.
- [4] Y. Lee, H. Yoo, and I.-C. Park, "High-throughput and low-complexity BCH decoding architecture for solid-state drives," IEEE Trans. Very Large Scale Integr. Syst., vol. 22, no. 5, pp. 1183–1187, May 2014.
- [5] X. Zhang and Z. Wang, "A low-complexity three-error-correcting BCH decoder for optical transport network," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 10, pp. 663–667, Oct. 2012.
- [6] K. Lee, S. Lim, and J. Kim, "Low-cost, low-power and high-throughput BCH decoder for NAND flash memory," in Proc. IEEE ISCAS, May 2012, pp. 413–415.
- [7] Y. Wu, "Low power decoding of BCH codes," in Proc. IEEE ISCAS, May 2004, pp. II-369–II-372.
- [8] H. Weingarten, E. Sterin, O. A. Kanter, and M. Katz, "Low Power Chien-Search Based BCH/RS Decoding System for Flash Memory, Mobile Communications Devices and Other Applications," U.S. Patent 2010 013 1831 A1, May 27, 2010.



[9]. H. Choi, W. Liu, and W. Sung, "VLSI implementation of BCH error correction for multilevel cell NAND Flash memory," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 18, no. 5, pp. 843–847, May 2010.