



International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org

COPY RIGHT

2017 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 9th November 2017. Link :

<http://www.ijiemr.org/downloads.php?vol=Volume-6&issue=ISSUE-10>

Title: Bridgeless PFC Converter for Smmps & BLDC Drive Applications.

Volume 06, Issue 06, Page No: 191 – 198.

Paper Authors

***E.GNAN CHAND, T.RAVICHANDRA.**

* Dept of EEE, AVN Institute of Engineering & Technology.



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

BRIDGELESS PFC CONVERTER FOR SMPS & BLDC DRIVE APPLICATIONS

***E.GNAN CHAND, **T.RAVICHANDRA**

*PG Scholar, Dept of EEE, AVN Institute of Engineering & Technology, Koheda road, M.P Patel guda(V) Ibrahimpatnam(M)Ranga Reddy (Dt); T.S, India.

**Assistant Professor, Dept of EEE, AVN Institute of Engineering & Technology, Koheda road; M.P Patel guda(V) Ibrahimpatnam(M)Ranga Reddy (Dt); T.S, India

gnanchand205@gmail.com ravichandra34@gmail.com

ABSTRACT –

The devices generally used in industrial, commercial and residential applications need to undergo rectification for their proper functioning and operation. Hence there is a need to reduce the line current harmonics so as to improve the power factor of the system. This has led to designing of Power Factor Correction circuits. This concept presents a power factor corrected (PFC) bridgeless (BL) buck–boost converter-fed SMPS. This paper deals with the design, analysis, simulation, and development of a power-factor-correction (PFC) multiple output switched-mode power supply (SMPS) and for BLDC motor drive using a bridgeless buck–boost converter at the front end. Single-phase ac supply is fed to a pair of back-to-back-connected buck–boost converters to eliminate the diode bridge rectifier, which results in reduction of conduction losses and power quality improvement at the front end. The operation of the bridgeless buck–boost converter in discontinuous conduction mode ensures inherent PFC operation and reduces complexity in control. To observe the performance of this converter, a model based on the Cuk topology has been designed and developed by using MATLAB/SIMULINK software and implemented with Proportional-Integral (PI) controller. The simulations are demonstrated in order to validate the effectiveness of the controllers in power factor improvement.

Index Terms—Bridgeless buck–boost converter, discontinuous conduction mode (DCM), multiple output switched-mode power supply (SMPS), power factor (PF) correction (PFC), BLDC Motor drive.

I. INTRODUCTION

The growth of consumer electronics has meant that the average home has a lot of mains driven electronic devices such as low energy lighting, battery chargers, televisions, and computers their peripherals etc. Invariably these electronic devices have mains rectification circuits, which is the dominant cause of mains harmonic distortion [1-4]. Most applications comprising of ac-dc power converters need the output dc voltage to be well regulated with good steady-state as well as transient performance [5].

The circuit which was typically favored until recently (diode rectifier-capacitor filter) for the utility interface minimizes the cost, but it severely deteriorates the quality of the supply thereby affecting the performance of other

loads connected to it also causing other well-known problems. The current waveform is very peaky, non-sinusoidal, and highly distorted; the PF is around 0.48 [6-8]. At full load, the total harmonic distortion (THD) of input ac mains current is 83.5%. The performance of the power supply is violating the limits set by various international standards such as the International Electro technical Commission (IEC) [9].

Due to these issues, improved-power-quality SMPSs are extensively being researched, which are expected to draw a sinusoidal input current at a high PF. Improvement in power quality also results in better reliability and enhanced efficiency [10]. To achieve a perceivable

improvement in power quality, PF correction (PFC) circuits are employed in these SMPSs at the utility interface point. Active power factor correction refers to the method of increasing PF by using active electronic circuits with feedback that control the shape of the drawn current. High-frequency switching techniques have been used to shape the input current waveform successfully [11].

Multiple output DC-DC converters are desirable for a variety of applications to reduce the number of power supplies, complexity, space and cost than a large number of single output converters. Now a days, a DC-DC converter consisting of two stages is becoming popular as the use of first stage eliminates the second harmonic voltage effect that is reflected at the output because of single phase AC mains input [12].

The first stage converter can be a non-isolated DC-DC converter and the second stage should be an isolated DC-DC converter having multiple outputs. To reduce the complexity, cost and space, only a single output (the most sensitive one) is sensed and regulated by feedback control. Generally, in the front end, a diode bridge is used to convert AC mains voltage to unregulated DC voltage which results in poor power factor (PF).

To compensate for this, in the present work, a DC-DC converter is used with power factor correction (PFC) circuit to meet the IEEE and IEC standards [13-14].

II. CONFIGURATION OF BRIDGELESS-CONVERTER-BASED MULTIPLE-OUTPUT SMPS

The system configuration of the proposed multiple-output SMPS is shown in Fig.1. Single-phase ac supply is fed to two buck–boost converters through an inductor–capacitor (Lin–Cin) filter to eliminate the high-frequency

ripples. The upper buck–boost converter that conducts during the positive half cycle of the ac supply consists of one high-frequency switch S_p , inductor L_p , and two diodes D_{p1} and D_{p2} . Similarly, the lower buck–boost converter that operates during the negative half cycle consists of one high-frequency switch S_n , inductor L_n , and two diodes D_{n1} and D_{n2} . Both inductors L_p and L_n of buck–boost converters are designed in DCM to obtain inherent PFC at the input ac mains.

The input capacitor of the halfbridge VSI acts as the filter at the output of the buck–boost converter. The voltage and current stresses on the switches of the buck–boost converters are evaluated to estimate the switch rating and heat sink design. The output dc voltage of the buck–boost converter is regulated by using closed-loop control.

The regulated dc output voltage of the buck–boost converter is fed to the half-bridge VSI for obtaining multiple dc voltages. The half-bridge VSI consists of two input capacitors C_{11} and C_{12} , two high-frequency switches S_1 and S_2 , and one multiple output high-frequency transformer (HFT). The HFT is having one primary winding and four secondary windings which are connected in center-tapped configuration to reduce the losses.




Fig.1. Proposed bridgeless-converter-based multiple-output SMPS.

At the secondary side of the HFT, filter inductors L1, L2, L3, and L4 and capacitors Co1, Co2, Co3, and Co4 are connected to each winding to reduce the current and voltage ripples, respectively. The output voltages are regulated by using closed loop control of one of the output voltages.

The highest rated dc voltage is sensed for this purpose. The other three outputs are controlled through duty ratio control of the half-bridge VSI because a common core is used for all other secondary windings of the HFT with proper winding arrangements.

The effect of varying input voltages and loads is studied to reveal the improved performance of the proposed bridgeless-converter-based multiple-output SMPS. The hardware of the SMPS is implemented in a laboratory prototype to verify the simulated results.

III. OPERATING PRINCIPLE OF BRIDGELESS-CONVERTER-BASED MULTIPLE-OUTPUT SMPS

The proposed bridgeless-converter-based multiple-output SMPS consists of a single-phase ac supply feeding two back-to-back-connected buck-boost converters with a half-bridge VSI and multiple-output HFT at the load end.

The buck-boost converters are controlled suitably to obtain a high PF and low input current THD. The half-bridge VSI at the output takes care of high-frequency isolation with multiple dc output voltages being regulated. The operation of both converters in one switching cycle is described in the following subsections.

A. Operation of Buck-Boost Converter

The switches in the upper and lower buck-boost converters are switched on and off

alternately in the positive and negative half cycles of the ac voltage, respectively. The operation of the upper buck-boost converter in DCM during the positive half cycle of the ac input voltage is shown in Fig. 3. The lower one operates in the same way but during the negative half cycle. Three states are observed in DCM operation in each switching cycle.

In the first state, when the upper switch S_p is on, inductor L_p starts storing energy from the input, and the inductor current increases to the maximum value, as shown in Fig. 2(a).

Diode D_{p1} completes the current flow path in the input side. In the second state, S_p is turned off, and the energy in inductor L_p is transferred to the output, thus reducing its current from maximum value to zero, as shown in Fig. 2(b). In the last state of one switching cycle, neither the switch and nor the diode conducts, and the inductor current remains zero, ensuring DCM operation [Fig. 2(c)].

Fig. 2(d) shows the waveforms for one complete pulse width modulation (PWM) switching cycle. In the next switching cycle, the same sequence of operation repeats itself. Similarly for negative half cycle of the input voltage, the lower buck-boost converter operates, and the same sequence of operation continues.

B. Operation of Half-Bridge VSI

The controlled output dc voltage of the dual buck-boost converter is fed to the half-bridge VSI for high-frequency isolation, for voltage scaling, and for obtaining multiple dc output voltages. The operation of the half-bridge VSI in one switching cycle is described in four states. The second and




Fig.2. Operating modes for under (a) upper switch S_p is on, (b) upper switch S_p is off, (c) both switch and diode are off, and (d) waveforms in one switching cycle.

fourth states are similar and occur twice in each switching cycle, as shown in Fig. 3(b). In the first state, the upper switch S_1 is turned on; the input current circulates through the primary winding of the HFT to the lower input capacitor C_{12} . Diodes D_1 , D_3 , D_5 , and D_7 start conducting, and the inductors associated with the windings start storing energy, as shown in Fig. 3(a). Therefore, inductor currents i_{L1} , i_{L2} , i_{L3} , and i_{L4} increase, and output filter capacitors C_{o1} , C_{o2} , C_{o3} , and C_{o4} discharge through the loads. In the second state [Fig. 3(b)], both switches are turned off, and all secondary diodes D_1 – D_8 freewheel the stored

energy until the voltage across the HFT becomes zero. Therefore, inductor currents i_{L1} , i_{L2} , i_{L3} , and i_{L4} start decreasing. In the third state of the switching cycle,




Fig.3. (a) When the first switch S_1 is on, (b) when both switches are off, (c) and when the second switch S_2 is on.

The second switch S_2 is turned on, and the input current flows through upper capacitor C_{11} and the primary winding, as shown in Fig. 3(c). Associated diodes D_2 , D_4 , D_6 , and D_8 in the secondary windings conduct, and inductors L_1 , L_2 , L_3 , and L_4 start storing energy. When the energy stored in the inductors reaches maximum values, the switch is turned off.

In the last state, all secondary diodes start conducting, which is similar to the second state. The same operating states repeat in each switching cycle.

IV. CONTROL OF PROPOSED BRIDGELESS-CONVERTER-BASED MULTIPLE-OUTPUT SMPS

The control of the SMPS is carried out using two independent controllers. The front-end bridgeless buck–boost converter utilizes the voltage follower approach, while the half-bridge VSI utilizes the average current control.

A. Control of Front-End Converter

The control of the PFC bridgeless converter generates the PWM pulses for both switches (S_p and S_n) according to the polarity of input ac mains voltage. In this technique, voltage error V_e , i.e., the difference between the reference voltage V_{dcref} and the sensed dc output voltage V_{o1} , is fed to a proportional–integral (PI) voltage controller, as shown in Fig. 1. The voltage error signal (V_e) is expressed as

$$V_e(n) = V_{dcref}(n) - V_{dc}(n)$$

Where n represents the n th sampling instant.

This error voltage signal (V_e) is fed to the voltage PI controller 1 to generate a controlled output voltage (V_{cc}). It is expressed as

$$V_{cc}(n) = V_{cc}(n-1) + k_p \{V_e(n) - V_e(n-1)\} + k_i V_e(n)$$

Where k_p and k_i are the proportional and integral gains of the voltage PI controller 1. Finally, the output of the voltage controller 1 is compared with a high-frequency saw tooth signal (S_t) to generate the PWM pulses

$$\text{For } v_{in} > 0; \quad \left\{ \begin{array}{l} \text{if } s_t < V_{cc}, \quad \text{then } S_p = \text{on} \\ \text{if } s_t \geq V_{cc}, \quad \text{then } S_p = \text{off} \end{array} \right\}$$

$$\text{For } v_{in} < 0; \quad \left\{ \begin{array}{l} \text{if } s_t < V_{cc}, \quad \text{then } S_n = \text{on} \\ \text{if } s_t \geq V_{cc}, \quad \text{then } S_n = \text{off} \end{array} \right\}$$

Where S_p and S_n represent the switching signals of PFC bridgeless buck–boost converter.

B. Control of Half-Bridge VSI

For controlling the output voltage of the half-bridge VSI, an average current control scheme is used. The highest rated winding output voltage V_{o1} is sensed and compared with a constant reference value V_{o1ref} . The voltage error signal (V_{e1}) is fed to PI controller 2, and its output is compared with the saw tooth signal to generate PWM switching signals to maintain the output voltage constant. Thus, the control is able to take care of the impact of any individual output on the overall variation in the duty ratio

and also the contribution of the present load condition of any of the outputs to the variations in V_{o1} , V_{o2} , V_{o3} , and V_{o4} . If the load on any of the other windings is varied, the duty cycle undergoes a change according to the impact felt on the highest rated output, and hence, voltage regulation is taken care of. However, the response of the other windings is slightly slower as compared to the winding whose output is sensed. Switches S_1 and S_2 are switched on and off alternately in each half cycle of one PWM period with sufficient dead time to avoid shoot-through.

V. ABOUT BLDC MOTOR DRIVE

PMBLDC motors are generally powered by a conventional three-phase voltage source inverter (VSI) or current source inverter (CSI) which is controlled using rotor position. The rotor position can be sensed using Hall sensors, resolvers, or optical encoders. These position sensors increase cost, size and complexity of control thereby reducing the reliability and acceptability of these drives.

Recently some additional applications of PMBLDC motors have been reported in electric vehicles (EVs) and hybrid electric vehicles (HEVs) due to environmental concerns of vehicular emissions. PMBLDC motors have been found more suitable for EVs/HEVs and other low power applications, due to high power density, reduced volume, high torque, high efficiency, easy to control, simple hardware and software and low maintenance. The second category of PMBL motor drives is known as the brushless DC (BLDC) motor drive and it is also called a trapezoidal brushless DC drive, or rectangular fed drive. It is supplied by three-phase rectangular current blocks of 120° duration, in which the ideal motional EMF is trapezoidal, with the constant part of the waveform timed to coincide with the intervals of constant phase current. These

machines need rotor-position information only at the commutation points, e.g., every 60°electrical in three-phase motors.




Fig.4 shows the block diagram of BLDC Motor




Fig.5 shows the back emf shape of the motor

VI.MATLAB/SIMULATION RESULTS




Fig 6 Matlab/simulation conventional method of bridgeless-converter-based multiple-output SMPS




Fig 7 simulation wave form of Input voltage, current, buck-boost converter output voltage, half bridge VSI output voltages, and currents at 220 V and full load.




Fig 8 simulation wave form of Input voltage, current, bridgeless buck boost converter output voltage, half-bridge VSI output voltages, and currents at load variation in +12- and +5-V outputs at 0.25 s.




Fig 9 simulation waveform of input current and its harmonic spectrum at 220 V and full load.




Fig 10 Matlab/simulation proposed method of bridgeless-converter-fed to BLDC motor drive




Fig.11 shows the simulated response of proposed BLDC motor drive

VII.CONCLUSION

A bridgeless-converter-based multiple-output SMPS has been designed, modeled, simulated, to demonstrate its capability to improve the power quality at the utility interface. The output dc voltage of the first-stage buck-boost converter has been maintained constant, independent of the changes in the input voltage and the load, and it is operated in DCM to achieve inherent PFC at the single-phase ac mains. In this paper, the Bridgeless buck-boost Topology for power factor correction has been

simulated with PI controller and results were presented. This converter topology uses reduced number of power switches compared to conventional buck-boost PFC converter and operates under DCM operation to produce less current ripple, thereby improving the power factor. The proposed concept further connected to BLDC motor drive and analyzed the performance of the system. The MATLAB/SIMULINK software model has been used to validate the proposed work for power factor improvement.

REFERENCES

- [1]. Shikha Singh, Student Member, IEEE, Bhim Singh, Fellow, IEEE, G. Bhuvaneshwari, Senior Member, IEEE, VashistBist, Student Member, IEEE, Ambrish Chandra, Fellow, IEEE, and Kamal Al-Haddad, Fellow, IEEE "Improved-Power-Quality Bridgeless-Converter-Based Multiple-Output SMPS" IEEE Transactions On Industry Applications, Vol. 51, No. 1, January/February 2015.
- [2] W. Hart, Power Electronics. New York, NY, USA: McGraw-Hill, 2011.
- [3] N. Mohan, T. M. Undeland, and W. P. Robbins, Power Electronics: Converters, Applications and Design. Hoboken, NJ, USA: Wiley, 2003.
- [4] P. J. Moore and I. E. Portugues, "The influence of personal computer processing modes on line current harmonics," IEEE Trans. Power Del., vol. 18, no. 4, pp. 1363–1368, Oct. 2003.
- [5] Limits for Harmonic Current Emissions (Equipment Input Current ≤ 16 A per Phase), Int. Standard IEC 61000-3-2, 2000.
- [6] B. Singh et al., "A review of single-phase improved power quality AC–DC converters," IEEE Trans. Ind. Electron., vol. 50, no. 5, pp. 962–981, Oct. 2003.
- [7] Singh, S. Singh, A. Chandra, and K. Al-Haddad, "Comprehensive study of single-phase AC–DC power factor corrected converters with high-frequency isolation," IEEE Trans. Ind.

Informat., vol. 7, no. 4, pp. 540– 556, Nov. 2011.

[8] A. Canesin and I. Barbi, “A unity power factor multiple isolated outputs switching mode power supply using a single switch,” in Proc. IEEE APEC, Mar. 1991, pp. 430–436.

[9] K. Matsui et al., “A comparison of various buck–boost converters and their application to PFC,” in Proc. 28th IEEE IECON, 2002, vol. 1, pp. 30–36.

[10] E. H. Ismail, “Bridgeless SEPIC rectifier with unity power factor and reduced conduction losses,” IEEE Trans. Ind. Electron., vol. 56, no. 4, pp. 1147–1157, Apr. 2009.

[11] A. A. Fardoun, E. H. Ismail, A. J. Sabzali, and M. A. Al-Saffar, “New efficient bridgeless Cuk rectifiers for PFC applications,” IEEE Trans. Power Electron., vol. 27, no. 7, pp. 3292–3301, Jul. 2012.

[12] M. Mahdavi and H. Farzaneh-Fard, “Bridgeless Cuk power factor correction rectifier with reduced conduction losses,” IET Power Electron., vol. 5, no. 9, pp. 1733–1740, Sep. 2012.

[13] Y. Jang and M. M. Jovanovic, “Bridgeless high-power-factor buck converter,” IEEE Trans. Power Electron., vol. 26, no. 2, pp. 602–611, Feb. 2011.

[14] L. Huber, Y. Jang, and M. M. Jovanovic, “Performance evaluation of bridgeless PFC boost rectifiers,” IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1381–1390, May 2008.