UNIFIED POWER QUALITY CONDITIONER APPLIED TO THREE PHASE FOUR WIRE DISTRIBUTION SYSTEMS FOR POWER LINE CONDITIONING

*KOLLURI PRANEETHA ** CH RAJU

*PG Scholar, Department of EEE, Vaagdevi College of Engineering (Ugc-Autonomous, Accredited By Nba)

**Assistant. Professor, Department of EEE, Vaagdevi College of Engineering( Ugc-Autonomous, Accredited By Nba)

ABSTRACT: —In this paper three different topologies of three-phase four-wire Unified Power Quality Conditioner (UPQC) is compared for the mitigation of power quality problems in a four wire distribution system. The UPQC is a power conditioning device, which is a combination of shunt active power filter (APF) and series APF. The unit vector template (UVT) techniques is used to get the reference signals for series APF, where as the control strategy for shunt APF is based on combination of extended p-q theory and desired reference signals of series APF. MATLAB/Simulink based simulations are carried out, which support the functionality of the UPQC.

Index Terms-- Power Quality, UPQC, Harmonics, Load Balancing, Power Factor Correction, source neutral current mitigation.

I. INTRODUCTION IN a three-phase four-wire distribution system, poor voltage regulation, high reactive power demand and harmonics current burden, load unbalancing, excessive neutral current, voltage harmonics, voltage sag and swells are the main power quality problems. The quality degradation leads to low power-factor, low efficiency, overheating of transformers and so on. Moreover, in case of the distribution system, the overall load on the system is seldom found balanced, which cause excessive neutral currents in a three-phase four-wire distribution system. Because of fundamental and high frequency contents in the neutral current, the overheating of the neutral conductor occurs [1]-[3]. With the application of sophisticated and more advanced software and hardware for the control systems, the power quality has become one of the most important issues for power electronics engineers. In order to control the power quality problems, many standards are proposed by different agencies such as IEEE-519 standard [4]. Ideally, voltage and current
waveforms are in phase, power factor of load equals unity, and the reactive power consumption is zero; this situation enables the most efficient transport of active power, leading of the cheapest distribution system. In the past, the solutions to mitigate these identified power quality problems were through using conventional passive filters. But their limitations such as fixed compensation, resonance with the source impedance and the difficulty in tuning time dependence of filter parameters have ignited the need of active and hybrid filters [5]-[7]. Under this circumstance, a new technology called custom power emerged [8], [9], which is applicable to distribution systems for enhancing the reliability and quality of the power supply. The Unified Power Quality Conditioner (UPQC) is one of the best solutions to compensate both current and voltage related problems, simultaneously [10-12]. As the UPQC is a combination of series and shunt APFs, two APFs have different functions. The series APF filter suppresses and isolates voltage-based distortions. The shunt APF cancels current-based distortions. At the same time, it compensates reactive current of the load and improves power factor. There are many control strategies reported in the literature to determine the reference values of the voltage and the current of three-phase four-wire UPQC, the most common are the pq-r theory [13], modified single-phase p-q theory [14], synchronous reference frame (SRF) theory [15], symmetrical component transformation [16], and unit vector template (UVT) technique [17], extended p-q theory [18] etc. Apart from this one cycle control (OCC) [19] (without reference calculation) is also used for the control of 3-phase, 4-wire UPQC. This paper presents a comparison of three different topologies for 3-phase, 4-wire UPQC for power quality improvements. A combination of extended p-q theory and UVT technique is proposed as a control strategy for the UPQC system. The proposed control technique is capable of extracting most of the load current and source voltage distortions successfully. The series APF is controlled to maintain voltage regulation and to eliminate supply voltage harmonics from the load terminal voltage. The shunt APF is controlled to alleviate the supply current from harmonics, negative sequence current, reactive power and load balancing. The performance of the proposed system is demonstrated through simulated waveforms and the harmonic spectra of supply currents and load voltage with and without UPQC.

SYSTEM DISCRIPTION Fig. 1 shows the proposed 3-phase, 4-wire UPQC connected to a power system feeding a combination of linear...
and non-linear unbalanced loads. It consists of three leg voltage controlled VSI used as a series APF and a four leg current controlled VSI used as a shunt APF. The dc link of both active filters is connected to a common dc link capacitor. The four-leg VSI based shunt active filter is capable of suppressing the harmonics in the source currents, negative sequence of load current, load balancing and power-factor correction. The second proposed topology for three-phase four-wire UPQC is shown in Fig. 2. In this topology three leg voltage controlled VSI are used for both the series and shunt APF. For neutral current compensation an additional star-delta transformer is connected on the load side. The star-delta transformer mitigates the neutral current by providing a circulating path in the delta connected secondary winding. The required rating of the star-delta transformer is calculated and the winding voltages are estimated for same current in all windings of the transformer. Fig. 3 shows the third proposed configuration for the three-phase-four-wire UPQC in which, for neutral current compensation, an additional zig-zag transformer is connected near the load. The zig-zag transformer provides a path for the neutral current and split it in among the three-phases such that, the neutral current is effectively compensated. In all of the three proposed topologies of three-phase fourwire UPQC the series filter is connected between the supply and load terminals using three single phase transformers with turn’s ratio of 5:1. The primary winding of these transformer are star connected and the secondary windings are connected in series with the three-phase supply. In addition to injecting the voltage, these transformers are used to filter the switching ripple content in the series active filter. A small capacity rated R-C filter is connected in parallel with the secondary winding of each series transformer to eliminate the high switching ripple content in the series active filter injected voltage. The voltage source inverters for both the APFs are implemented with IGBTs (Insulated gate Bipolar Transistors). The four-leg VSI based shunt active filter is capable of suppressing the harmonics in the source currents, negative sequence of source currents, load balancing and power-factor correction. The implemented control algorithm consists mainly of the computation of three-phase reference voltages of load voltages (v* la, v* lb and v* lc), and the reference currents for the source currents (i* sa, i* sb and i* sc). The load under consideration is a combination of linear and non-linear load. Two single-phase R-L loads are taken as unbalanced linear load, where as a three-phase diode bridge rectifier
with a resistive load on dc side is considered as a non-linear load. The values of the circuit parameters and load under consideration are given in Appendix

Fig.1. Three-Phase Four-wire UPQC with 4 leg Shunt APF

In order to make the input currents sinusoidal, balanced and in phase with the utility voltages, in the dual compensating strategy, the series PWM converter is controlled to operate as a sinusoidal current source. In this case, its impedance must be high enough to isolate the harmonic currents generated by the nonlinear loads. On the other hand, the parallel PWM converter also makes the output voltages sinusoidal, balanced, regulated and in phase with the utility voltages. In other words, it is controlled to operate as a sinusoidal voltage source, such that its impedance must be sufficiently low to absorb the load harmonic currents [30].

Fig.2. Three-Phase Four-wire UPQC with star-delta transformer on load side

Fig.3. Three-Phase Four-wire UPQC with zig-zag transformer on load side

Fig.3P4W distribution system based on UPQC topology connected to 3P3W power system.

Since the series and parallel converters have high and low impedances, respectively, the load harmonic currents flow naturally through the parallel converter. Furthermore, compensation for load unbalances is ensured by
controlling the series converter to follow sinusoidal and balanced references so that the negative and zero sequence components are compensated. Finally, the fundamental reactive power compensation is ensured by controlling the series converter current references to be in phase with the utility voltages.

On the other hand, the utility harmonic voltages and unbalances are compensated ensuring that the controlled output voltages follow sinusoidal and balanced references such that the amplitude differences between the input and output voltages will appear across the series coupling transformers, meaning that any utility voltage disturbances are naturally compensated. This makes the dual compensating strategy more attractive than the conventional strategy, considering that the load is less affected by the occurrence of grid voltage disturbances, such as voltage sags. This is possible because, different from the conventional strategy in which the series converter controls the output voltages, in the dual compensating strategy this task is entirely assumed by the parallel converter.

**Modeling of Series and Parallel Converters**

The modeling of the series and parallel PWM converters are presented in this section. In addition, the voltage and current controllers implemented in the SRF (dq0 axes) are discussed.

**Series Converter Modeling**

The state-space system and the transfer functions of the series converter in the dq axes are obtained based on a mathematical model. The modeling is accomplished considering that all involved inductances and resistances are identical, as follows: \( L_{fsa} = L_{fsa} = L_{fsa} = L_{fsb} = L_{fsb} = L_{fsc} = L_{fsc} = R_{fsc} = R_{fsa} = R_{fsb} = R_{fsb} = R_{fsb} \). By means of Fig. 1, the equations that represent the system are given by (3.1) and (3.2)

\[
\begin{align*}
    u_{sab_{PWM}} &= v_{L_{fsa}} + v_{R_{fsa}} + v_{C_{ab}} + v_{R_{fsb}} - v_{L_{fsb}} \\
    u_{sbe_{PWM}} &= v_{L_{fsb}} + v_{R_{fsb}} + v_{C_{be}} - v_{R_{fsc}} - v_{L_{fsc}}
\end{align*}
\]

Where \( u_{sab_{PWM}} \) and \( u_{sbe_{PWM}} \) are the respective PWM voltages at the 3-Leg series converter terminals.

Considering the voltages of the PWM series converter in the dq axes \( (usd_{PWM} \text{ and } usq_{PWM}) \), the state-space equation is given by

\[
\dot{x}_{sdq}(t) = A_{sdq}x_{sdq}(t) + B_{sdq}u_{sdq}(t) + F_{sdq}w_{sdq}(t)
\]

Where

\[
\dot{x}_{sdq}(t) = \begin{bmatrix}
    \frac{dh_{sd}}{dt} \\
    \frac{dh_{sq}}{dt}
\end{bmatrix}, \quad x_{sdq}(t) = \begin{bmatrix}
    i_{sd} \\
    i_{sq}
\end{bmatrix}, \quad u_{sdq} = \begin{bmatrix}
    u_{sd_{PWM}} \\
    u_{sq_{PWM}}
\end{bmatrix}
\]
Thereby, based on (3), the series converter average model represented as a signal flow graph is shown in the dotted area of Fig. 3.2(a). In addition, the current controller into the $dq$ axes is also shown, where $G_s(PI)_d$ and $G_s(PI)_q$ represent the transfer functions of the PI current controllers; $Dsd$ and $Dsq$ are the duty cycles; $V_{dc}$ is the dc-bus voltage; and $KPWM$ is the gain of the PWM modulator given by $KPWM = 1/PPWM$ [31], where $PPWM$ is the peak value of the PWM triangular carrier implemented in the digital signal processor (DSP). The current coupling between the $dq$ axes, shown in the average model of Fig. 3.2(a), is eliminated by using the scheme presented in Fig. 3.2(b), where the dotted blocks represent the decoupling effects [32] implemented in the block diagram shown in Fig. 3.2(a).

Thus, based on Fig.3.2(a), the transfer functions of the closed loop system can be represented by (3.4), where $Kp_{s(d,q)}$ and $Ki_{s(d,q)}$ are the proportional and integral controller gains, and $i^*_{s(d,q)}$ represents the continuous current references in the $dq$ coordinates.

$$\frac{i_{s(d,q)}(s)}{v_{s(d,q)}(s)} = \frac{X_1 \left(Kp_{s(d,q)}s + Ki_{s(d,q)}\right)}{Lfs_s^2 + \left(Rfs + X_1 Kp_{s(d,q)}\right) s + X_1 Ki_{s(d,q)}}$$

(3.4)

where $X_1 = KPWM V_{dc}$

**Parallel Converter Modeling**

The state-space system and the transfer functions of the parallel converter in the $dq0$ axes are obtained based on a mathematical model. The modeling is accomplished considering that all involved inductances, resistances and capacitances are identical, as follows: $Lfpa = Lfpb = Lfpc = Lfpn = Lfp$, $Rfpa = Rfpb = Rfpc = Rfpn = Rfp$, and $Cfpa = Cfpb = Cfpc = Cfp$.

By means of Fig.3.1, the equations that represent the system are given by (3.5), (3.6), and (3.7) as follows:

$$u_{pan_PWM} = R_{fpa} \cdot i_{ia} + L_{fpa} \frac{di_{ia}}{dt} + v_{La} + L_{fpn} \frac{di_{cn}}{dt}$$

$$+ R_{fpn} \cdot i_{cn}$$

(3.5)

$$u_{pbn_PWM} = R_{fpb} \cdot i_{ib} + L_{fpb} \frac{di_{ib}}{dt} + v_{Lb} + L_{fpn} \frac{di_{cn}}{dt}$$

$$+ R_{fpn} \cdot i_{cn}$$

(3.6)
where $u_{pan\_PWM}$, $u_{pbm\_PWM}$, and $u_{pcn\_PWM}$ are the respective PWM voltages at the terminals $a$, $b$, and $c$ of the 4-Leg parallel converter.

The capacitor currents of the output filters ($i_{Cfp_a}$, $i_{Cfp_b}$, and $i_{Cfp_c}$) are given by

\begin{align}
    i_{Cfp_a} &= C_{fpa} \frac{dv_{La}}{dt} = i_a - i_{ca} \\
    i_{Cfp_b} &= C_{fpb} \frac{dv_{Lb}}{dt} = i_b - i_{cb} \\
    i_{Cfp_c} &= C_{fpc} \frac{dv_{Lc}}{dt} = i_c - i_{cc}
\end{align}

(3.8) (3.9) (3.10)

where $i_a$, $i_b$, and $i_c$ are the currents of the inductors, and $i_{ca}$, $i_{cb}$, and $i_{cc}$ are the output currents of the parallel converter.

Considering the PWM converter voltages of the parallel synchronous rotating frame $(u_{pd\_PWM}$, $u_{pq\_PWM}$, and $u_{po\_PWM})$, the state-space equation is found as

\begin{align}
    \dot{x}_{pdq0}(t) &= A_{pdq0}x_{pdq0}(t) + B_{pdq0}u_{pdq0}(t) \\
    &+ F_{pdq0}u_{pd0}(t)
\end{align}

(3.11)
Fig. Parallel converter: (a) signal flow graph of the voltage controllers and average model; (b) model of the uncoupled system in SRF dq0 axes.

\[
F_{pdq0} = \begin{bmatrix}
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0 \\
\frac{-1}{C_{ip}} & 0 & 0 \\
0 & \frac{-1}{C_{ip}} & 0 \\
0 & 0 & \frac{-1}{C_{ip}} \\
\end{bmatrix}
\]

Thereby, based on (11), the parallel converter average model represented as a signal flow graph is shown in the dotted area of Fig. In addition, the voltage and current controllers into the dq0 axes are presented, where \(G_{pPIv}(d)\), \(G_{pPIv}(q)\), and \(G_{pPIv}(0)\) represent the transfer functions of the PI voltage controllers (outer loops); \(G_{pPi}(d)\), \(G_{pPi}(q)\), and \(G_{pPi}(0)\) are the transfer functions of the proportional current controllers (inner current-control loop); and \(D_{pd}, D_{pq}, D_{p0}\) are the duty cycles. The current and voltage coupling between the dq axes shown in the average model of Fig is eliminated by using the scheme presented in Fig.3.3, where the dotted blocks represent the decoupling effects, which are implemented in the block diagram shown in Fig.

Thus, based on the transfer functions of the closed-loop system can be represented by and where \(K_{pp}(d,q)\), \(K_{ip}(d,q)\), and \(K_{ip}(0)\) are the proportional and integral gains of the controllers (outer voltage control loop), \(K_{pPi}(d,q)\) and \(K_{pPi}(0)\) are the proportional gains (inner current-control loop), and \(V_{L}^*(d,q,0)(s)\) represents the continuous voltage references in the dq0 coordinates.

The currents of the filter capacitors \(i_{cfp}(d,q,0)\) shown in Fig.3.3(a) are estimated considering the derivatives of the measured output voltages \(v_{La,b,c}\) and the respective capacitance \(C_{fpa,b,c}\) [4]

\[
\begin{align*}
\frac{v_{L}(d,q)}{v_{L}^*(d,q)}(s) &= \frac{X_1(d,q)s^2 + X_2(d,q)s + X_3(d,q)}{Y_1(d,q)s^3 + Y_2(d,q)s^2 + Y_3(d,q)s + Y_4(d,q)} \quad (3.12) \\
\frac{v_{L}(0)}{v_{L}^*(0)}(s) &= \frac{X_1(0)s^2 + X_2(0)s + X_3(0)}{Y_1(0)s^3 + Y_2(0)s^2 + Y_3(0)s + Y_4(0)} \quad (3.13)
\end{align*}
\]

Where

\[
\begin{align*}
X_1(d,q) &= K_{PWM}V_{dc}C_{ip}K_{pPi}(d,q) \\
X_2(d,q) &= K_{PWM}V_{dc}K_{pPi}(d,q)K_{pp}(d,q) \\
X_3(d,q) &= Y_4(d,q) = K_{PWM}V_{dc}K_{pPi}(d,q)K_{ip}(d,q) \\
Y_1(d,q) &= C_{ip}L_{ip} \\
Y_2(d,q) &= C_{ip}(K_{PWM}V_{dc}K_{pPi}(d,q) + R_{fp}) \\
Y_3(d,q) &= K_{PWM}V_{dc}K_{pPi}(d,q)K_{pp}(d,q) + 1 \\
X_1(0) &= K_{PWM}V_{dc}C_{ip}K_{pPi}(0) \\
X_2(0) &= K_{PWM}V_{dc}K_{pPi}(0)K_{pp}(0) \\
X_3(0) &= Y_4(0) = K_{PWM}V_{dc}K_{pPi}(0)K_{ip}(0) \\
Y_1(0) &= 4C_{ip}L_{ip} \\
Y_2(0) &= C_{ip}(K_{PWM}V_{dc}K_{pPi}(0) + 4R_{fp}) \\
Y_3(0) &= K_{PWM}V_{dc}K_{pPi}(0)K_{pp}(0) + 4.
\end{align*}
\]
MATLAB/SIMULINK RESULTS

Fig. 4.2 MATLAB/SIMULINK circuit of P4W distribution system based on UPQC topology connected to 3P3W power system

Fig. 4.3 Output waveform of Load currents

Fig. 4.4 Output waveform of Compensated source currents

Fig. 4.5 Output waveform of parallel converter currents

Fig. 4.6 Output waveform of parallel converter Load currents

Fig. 4.7 Output waveform of parallel converter Source-compensated currents
Fig. 4.8 Output waveform of phase “a”: load current, parallel converter current and source current.

Fig. 4.9 Output waveform of phase “a” load current, source current, utility voltage and load voltage.

Fig. 4.10 Output waveform of Load currents.

Fig. 4.11 Output waveform of Source-compensated currents.

Fig. 4.12 Output waveform of Parallel converter currents.

Fig. 4.13 MATLAB/SIMULINK circuit of Voltages of the UPQC under utility harmonics and unbalances for the unbalanced three-phase load.
Fig. 4.14 Output waveform of Utility voltages

Fig. 4.15 Output waveform of Load voltages

Fig. 4.16 Output waveform of Series compensating voltages

Fig. 4.17 Output waveform of Utility voltage, load voltage and series compensating voltage

Fig. 4.18 MATLAB/SIMULINK circuit of UPQC under voltage sag disturbance condition

Fig. 4.19 Output waveform of Dc-bus voltage, Load currents

Fig. 4.20 Output waveform of Source currents

Fig. 4.21 Output waveform of Source currents
Fig. 4.22. MATLAB/SIMULINK circuit of P4W distribution system based on UPQC topology connected to 3P3W power system with FUZZY logic control.

Fig. 4.23. Simulation waveforms for Load currents, Source currents and Source current THD at Fuzzy Logic Controller.
CONCLUSION
This project presents a practical and versatile application based on UPQC, which can be used in 3P3W, as well as 3P4W distribution systems. It was demonstrated that the UPQC installed at a 3P3W system plant site was able to perform universal active filtering even when the installed loads required a neutral conductor for connecting one or more single-phase loads (3P4W). The series–parallel active filtering allowed balanced and sinusoidal input currents, as well as balanced, sinusoidal, and regulated output voltages. By using a dual control compensating strategy, the controlled voltage and current quantities are always sinusoidal. Therefore, it is possible to reduce the complexity of the algorithms used to calculate the compensation references. Furthermore, since voltage and current SRF-based controllers are employed, the control references become continuous, reducing the steady state errors when conventional PI controllers are used. Based on digital signal processing static and dynamic performances, as well as the effectiveness of the dual UPQC were evaluated, validating the theoretical development.

REFERENCES


