



International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org

COPY RIGHT

2017 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 26th Aug 2017. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-6&issue=ISSUE-7](http://www.ijiemr.org/downloads.php?vol=Volume-6&issue=ISSUE-7)

Title: **DESIGN AND ANALYSIS OF FAST DECODING FOR A SUBSET OF CRITICAL BUS USING ERROR CORRECTION CODES**

Volume 06, Issue 07, Pages: 326-333.

Paper Authors

BIRUDULA RATNA KUMARI, N RAMESH BABU

St.Mary's Women's Engineering College, Budampadu,GUNTUR (Dt); A.P, India.



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

DESIGN AND ANALYSIS OF FAST DECODING FOR A SUBSET OF CRITICAL BUS USING ERROR CORRECTION CODES

¹BIRUDULA RATNA KUMARI, ²N RAMESH BABU

¹M-tech student Scholar, Department of E.C.E, St. Mary's Women's Engineering College, Budampadu, GUNTUR (Dt); A.P, India.

² Assistant Professor, Department of E.C.E, St. Mary's Women's Engineering College, Budampadu, GUNTUR (Dt); A.P, India.

ratnakumari.birudula@gmail.com, n.baburamesh@gmail.com

ABSTRACT

A program for the development of a highly reliable memory has been underway for a number of years at ESTEC. Plated wire-and ferrite core space borne-memories have been developed and qualified, and the more recent advent of low power LSI memory devices has made the semiconductor memory an attractive proposition for space borne applications. These technologies are briefly discussed and compared. However, in common with the previous solutions, the reliability of a semiconductor memory even when protected by a conventional single error correction scheme, did not meet the requirements of long duration space missions. By taking account of the specific fault modes of the semiconductor memory devices a more effective error correction scheme has been constructed. For all probable fault modes the correction scheme automatically corrects up to two bits in error without interrupting the normal operation of the memory. It is named SEEC for "single error and erasure correction" and is virtually as powerful as a double error correction/double error detection scheme. A model of the memory using the error correction scheme has been developed and tested. It is intended for use with an on-board computer, or as a stand-alone telemetry buffer on future spacecraft.

Index Terms-Erasure and error decoding, fault-tolerant memory, space borne memory.

I. INTRODUCTION

Most spacecraft require data storage of some form and frequently the performance of a spacecraft in terms of its data rate, data storage capacity, or even mission duration can be dependent on, or limited by the characteristic of the data store. The data store described in this paper was developed primarily for use with an on-board computer, but may also be used as a telemetry buffer on-board spacecraft. Power

consumption, weight, cycle time, and reliability are the major criteria which determine the suitability of a technology for use on-board a spacecraft. In the early 70's, plated wire was the only technology offering acceptable power and speed, although it was suboptimum for the reliability and weight. Development and qualification of a plated wire memory was undertaken and it is now being used with

the guidance computer on the European launcher ARIANE, and as a "stand alone"

buffer store on the European meteorological satellite METEOSAT. The recent rapid evolution of the semiconductor technology has now brought this technology to the stage where it competes with and surpasses the other memory technologies. Semiconductor memories achieve their-high reliability through the use of error correction codes. The most widely used code for random access memories is the single random error correcting Hamming code. Nevertheless, even with the use of such a coding scheme for larger capacity memories or longer duration missions sufficient reliability is not achieved. It was the motivation of looking for an efficient and more powerful error correction scheme that led to the invention of the automatic single error and erasure correcting decoder (SEEC) for the Hamming code. Before describing the SEEC scheme it is instructive to first consider the memory technologies. In this brief, a method to extend a SEC code to also protect a few additional control bits is proposed. In the resulting codes, the control bits can be decoded using a subset of the parity check bits. This reduces the decoding delay and makes them suitable for networking applications. To evaluate the method, several codes have been constructed and implemented. They are then compared with existing solutions in terms of decoding delay and area.

II. DATA PROTECTION IN NETWORKING APPLICATIONS

Modern networking equipment supports data rates that range from 10 to 400 Gbit/s, and terabit rates are expected in the near future [8]. The clock frequencies used in current ASICs are typically in the range of

300 MHz to 1 GHz, and the clock frequencies in FPGAs are typically lower

(under 400 MHz). To support these high data rates, on-chip packet data buses are wide, with typical widths between 64 and 2048 bits [9], [10]. Packet data must frequently be stored in RAMs, e.g., in FIFOs for adapting processing rates. When storing packet data, it is necessary to delineate the packet boundaries. In the absolute simplest case, each segment on the bus can be delineated with a single EOP marker. The next valid segment is then assumed to be the start of the following packet. In practice, designers also use a SOP marker to explicitly mark the start of packets. There are also many cases in packet processing where a packet is in error and it must be dropped. To mark such errored packets, an additional control signal (ERR) may be required [7]. As mentioned in the introduction, from an error protection perspective, it is attractive to store the data and the markers in a single wide memory, as shown in Fig. 1. In this way, relatively fewer ECC bits are required. The problem with this approach is when the data are read out. Typically, the markers feed into a state machine that controls the reading of the subsequent data. For example, the state machine may need to read out a single packet (up to an EOP), or it may need to read out a fixed number of bytes of data (e.g., deficit round robin scheduler). The critical timing path then consists of the ECC correction logic, followed by the state machine logic, as shown in red. With a traditional Hamming SEC code, as the data bus increases in width, the number of layers of logic required to decode the syndrome and perform correction also increases. Circuit designers frequently observe critical

timing on the signal paths related to the correction of the markers which feed

downstream state machines. For this reason, special ECC codes which can provide a fast decode of the small number of marker bits are extremely attractive.

In some cases, it is sufficient for the system to deal with the packet data with a granularity of the block size. This would be the case, for example, when the data are simply being transferred from one location to another. However, in other cases, it is important to know the packet data size with a byte resolution. This would be the case when the bit rate is important (scheduling and policing) or when maximum transfer unit length checks are performed. The simple SOP and EOP markers are not sufficient to know the exact packet size; thus, it may be necessary to store additional marker bits called EOPSIZE, which indicate how many of the bytes in the EOP transfer are valid. Note that it is always assumed that all transfers prior to the EOP are complete. Thus, on a 128-bit data bus, additional 4 bits of EOPSIZE may be required, bringing the total number of marker bits to 7 (SOP, EOP, ERR, and EOPSIZE[3:0]).

(b) Independent SEC codes for data and control bits.

III. PROPOSED METHOD TO DESIGN THE CODES

As discussed in the introduction, the goal is to design SEC codes that can protect a data block plus a few control bits such that the control bits can be decoded with low delay. As mentioned before, the data blocks to be protected have a size that is commonly a power of two, e.g., 64 or 128 bits. To protect a 64-bit data block with a SEC code, 7 parity check bits are needed, while 8 are enough to protect 128 bits. In the first case, there are $2^7 = 128$ possible syndromes, and therefore, the SEC code can be extended to cover a few additional control bits. The same is true for 128 bits and, in general, for a SEC code that protects a data block that is a power of two. This means that the control bits can also be protected with no additional parity check bits. This is more efficient than using two separate SEC codes (one for the data bits and the other for the control bits) as this requires additional parity check bits. The main problem in using an extended SEC code is that the decoding of the control bits is more complex. To illustrate this issue, let us consider a 128-bit data block and 3 control bits. The initial SEC code for the 128-bit data block has the parity check matrix shown in Fig. 2. This code has a parity check matrix with minimum total weight and balanced row weights to minimize encoding and decoding delay [4]. Three additional data columns can be easily added to obtain a code that protects the additional control bits. For example, the matrix can be used,




Fig 1: Decoding of a control bit for single and independent SEC codes for data and control.

(a) SEC code for both data and control bits.

in which three additional columns (marked as control bits) have been added to the left.

The problem is that now, to decode the 3 control bits, we need to compute the 8 parity check bits and compare the results against the columns of the control bits. This is significantly more complex than the decoding of an independent SEC code for the three control bits. The decoding of a bit in each case is shown in Fig. 4, and the difference in complexity is apparent. As discussed earlier, our goal is to simplify the decoding of the control bits while using a single SEC code for both data and control bits. To do so, the first step is to note that, in some cases, SEC decoding can be simplified to check only some of the syndrome bits. One example is the decoding of constant-weight SEC codes proposed in [11]. In this case, only the syndrome bits that have a 1 in the column of the parity check matrix need to be checked. This simplifies the decoding for all bits but, in most cases, requires additional parity check bits. In our case, the main focus is to simplify the decoding of the control bits as those are commonly on the critical path. To do so, the parity check bits can be divided in two groups: a first group that is shared by both data and control bits and a second that is used only for the data bits. Then, the decoding of the control bits only requires the recomputation of the first group of parity check bits. This scheme is better illustrated with an example. Let us consider a 128-bit data block and 3 control bits protected with 8 parity check bits. Those 8 bits are divided in a group of 3 shared between data and control bits and a second group of 5 that is used only for the data bits. To protect the control bits, the first three parity check bits can be assigned different

values for each control bit, and the remaining parity check bits are not used to

protect the control bits. The rest of the values are used to protect the data bits, and for each value, different values of the remaining five parity check bits can be used. In this example, the first group has 3 bits that can take 8 values, and three of them are used for the columns that correspond to the control bits. This leaves 5 values that can be used to protect the data bits. The second group of parity check bits has 5 bits that can be used to code 32 values for each of the 5 values on the first group. Therefore, a maximum of $5 \times 32 = 160$ data bits can be protected. In fact, the number is lower as the zero value on the first group cannot be combined with a zero or a single one on the second group as the corresponding column would have weight of zero or one. In any case, 128 data bits can be easily protected. An example of the parity check matrix of a SEC code derived using this method is shown in Fig. 5. The three first columns correspond to the added control bits. The two groups of parity check bits are also separated, and the first three rows are shared for data and control bits, while the last five only protect the data bits. It can be observed that the control bits can be decoded by simply recomputing the first three parity check bits. In addition, the zero value on these three bits is also used for some data bits. This means that those bits are not needed to recompute the first three parity check bits. The decoding of one of the control bits is illustrated. It can be observed that the circuitry is significantly simpler than that of a traditional SEC code. This will be confirmed by the experimental results presented in the next section. The method can also be used to protect more than three

control bits. In a general case, let us consider that we need to protect d data bits

and c control bits using p parity check bits. Then, p is divided in two groups' pcd and pd . The first group is shared between control and data bits, and the second is used only for the data bits. The number of data bits that can be protected with this scheme can be calculated as follows. The number of combinations of the first group available to be used to protect the data bits is $2P cd - c$. For each of those, up to $2P d$ values can be used, giving a total of $(2P cd - c) \cdot 2P d$. However, for the zero value, the combinations of the second group with weight zero or one cannot be used, so $pd + 1$ should be subtracted. Similarly, for the pcd values with weight one on the first group, the zero value on the second group cannot be used as the resulting column would have weight one. Therefore, pcd should also be subtracted, giving a total of $(2P cd - c) \cdot 2P d - (pd + 1) - pcd$. This is the number of data bits that can be protected in addition to the control bits. As the number of control bits increases, pcd must also be increased to be able to protect the block of data bits with the same number of parity check bits. This is illustrated in Table I for 128 and 256 data bits. Increasing pcd makes the decoding of control bits more complex; therefore, the minimum value should be used.




Fig. 2. Bit decoding of a control bit in the proposed SEC code.

TABLE I
MINIMUM NUMBER OF P_{cd} BITS FOR 128 AND 256 DATA BITS

Control bits	128 Data Bits	256 Data Bits
3	3	3
4	4	4
5	4	4
6	4	4
7	4	4
8	5	5

TABLE II
ASIC CIRCUIT AREA (μM^2) FOR 3 ADDITIONAL CONTROL BITS

	Minimum weight SEC code	Proposed SEC code
Encoder (64+3 all bits)	250.6	247.9
Decoder (64+3 all bits)	589.7	575.9
Encoder (128+3 all bits)	489.2	494.5
Decoder (128+3 all bits)	1063.2	1078.9
Encoder (256+3 all bits)	930.5	947.2
Decoder (256+3 all bits)	1822.6	1910.1

TABLE III
ASIC CIRCUIT DELAY (NS) FOR 3 ADDITIONAL CONTROL BITS

	Minimum weight SEC code	Proposed SEC code
Encoder (64+3, all bits)	0.48	0.48
Decoder (64+3, control bits)	0.63	0.55
Decoder (64+3, data bits)	0.71	0.76
Encoder (128+3, all bits)	0.66	0.67
Decoder (128+3, control bits)	0.75	0.63
Decoder (128+3, data bits)	0.88	0.98
Encoder (256+3, all bits)	0.85	0.88
Decoder (256+3, control bits)	0.92	0.75
Decoder (256+3, data bits)	1.02	1.29

TABLE IV
ASIC CIRCUIT AREA (μM^2) FOR 7 ADDITIONAL CONTROL BITS

	Minimum weight SEC code	Proposed SEC code
Encoder (64+7 all bits)	264.7	266.0
Decoder (64+7 all bits)	607.5	581.2
Encoder (128+7 all bits)	501.7	488.7
Decoder (128+7 all bits)	1081.3	1084.5
Encoder (256+7 all bits)	956.0	937.9
Decoder (256+7 all bits)	1892.9	1947.1

TABLE V
ASIC CIRCUIT DELAY (NS) FOR 7 ADDITIONAL CONTROL BITS

	Minimum weight SEC code	Proposed SEC code
Encoder (64+7, all bits)	0.54	0.54
Decoder (64+7, control bits)	0.67	0.60
Decoder (64+7, data bits)	0.72	0.80
Encoder (128+7, all bits)	0.67	0.67
Decoder (128+7, control bits)	0.81	0.72
Decoder (128+7, data bits)	0.89	1.02
Encoder (256+7, all bits)	0.86	0.87
Decoder (256+7, control bits)	0.92	0.83
Decoder (256+7, data bits)	0.99	1.34

As an example, the parity check matrix to protect 128 data and 7 control bits is shown in Fig. 7. It can be observed that, in

of parity check bits as existing SEC codes and therefore do not require additional cost in terms of memory or registers. To evaluate the benefits of the proposed scheme, several codes have been implemented and compared with minimum-weight SEC codes. The proposed codes are useful in applications, where a few control bits are added to each data block and the control bits have to be decoded with low delay. This is the case on some networking circuits. The scheme can also be useful in other applications where the critical delay affects some specific bits such as in some finite-state machines. Another example is arithmetic circuits where the critical path is commonly on the least significant bits. Therefore, reducing the delay on those bits can increase the overall circuit speed. The use of the proposed scheme for those applications beyond networking is an interesting topic for future work. It may be possible to apply the idea of modifying the matrix of the code to enable fast decoding of a few bits to more advanced ECCs that can correct multiple bit errors. Finally, the scheme can also be extended to support more control bits by using one or two additional parity check bits. This would provide a solution to achieve fast decoding without using two separate codes for data and control bits.

REFERENCES

- [1] P. Bosshart et al., "Forwarding metamorphosis: Fast programmable match-action processing in hardware for SDN," in Proc. SIGCOMM, 2013, pp. 99–110.
- [2] J. W. Lockwood et al., "NetFPGA—An open platform for gigabit-rate network switching and routing," in Proc. IEEE Int. Conf. Microelectron. Syst. Educ., Jun. 2007, pp. 160–161.
- [3] A. L. Silburt, A. Evans, I. Perryman, S.-J. Wen, and D. Alexandrescu, "Design for soft error resiliency in Internet core routers," IEEE Trans. Nucl. Sci., vol. 56, no. 6, pp. 3551–3555, Dec. 2009.
- [4] E. Fujiwara, Code Design for Dependable Systems: Theory and Practical Application. Hoboken, NJ, USA: Wiley, 2006.
- [5] C. L. Chen and M. Y. Hsiao, "Error-correcting codes for semiconductor memory applications: A state-of-the-art review," IBM J. Res. Develop., vol. 28, no. 2, pp. 124–134, Mar. 1984.
- [6] V. Gherman, S. Evain, N. Seymour, and Y. Bonhomme, "Generalized parity-check matrices for SEC-DED codes with fixed parity," in Proc. IEEE On-Line Test. Symp., 2011, pp. 198–20.
- [7] Ten Gigabit Ethernet Medium Access Controller, OpenCores.[Online]. Available: <http://opencores.org/project/ethmac>
- [8] P. Zabinski, B. Gilbert, and E. Daniel, "Coming challenges with terabit-per-second data communication," IEEE Circuits Syst. Mag., vol. 13, no. 3, pp. 10–20, 3rd Quart. 2013.
- [9] UltraScale Architecture Integrated Block for 100 G Ethernet v.14. LigCOREIP Product Guide. PG165, Xilinx, San Jose, CA, USA. Jan. 22, 2015.
- [10] OpenSilicon Interlaken ASIC IP Core.[Online]. Available: www.opensilicon.com/open-silicon-ips/interlaken-controller-ip/
- [11] P. Reviriego, S. Pontarelli, J. A. Maestro, and M. Ottavi, "A method to construct low delay single error correction (SEC) codes for protecting data bits only,"

IEEE Trans. Comput.-Aided Design
Integr. Circuits Syst., vol



Birudula ratna kumari
15ND1D5702

M.tech student scholar

Father Name:yesu ratnam

Department of Electronics & Communication Engineering,

Specialization:VLSI

St.mary's Women's Engineering College,Budampadu.

Guntur district, A.P, India.

Ratnakumari.birudula@gmail.com

+91 7382202700



N.Ramesh babu

Asst.professor,

Department of Electronics & Communication Engineering,

St.mary's Womens Engineering College,Budampadu,

Guntur district,A.P,India.

n.baburamesh@gmail.com

+91 9492904696