



International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org

COPY RIGHT



ELSEVIER
SSRN

2020IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 27th Dec2020. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-09&issue=ISSUE-12](http://www.ijiemr.org/downloads.php?vol=Volume-09&issue=ISSUE-12)

DOI: 10.48047/IJIEMR/V09/I12/95

Title: **FPGA Implementation of Fault Tolerant & High Speed Reversible Systolic Multiplier**

Volume 09, Issue 12, Pages: 537-542

Paper Authors

Somashekhar Malipatil, Avinash Gour, Vikas Maheshwari



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

FPGA Implementation of Fault Tolerant & High Speed Reversible Systolic Multiplier

Somashekhar Malipatil¹, Avinash Gour², Vikas Maheshwari³

Research Scholar, Sri Satya Sai University of Technology & Medical Sciences (SSSUTMS), Sehore (M.P)¹

Professor, Sri Satya Sai University of Technology & Medical Sciences (SSSUTMS), Sehore (M.P)²

Associate Professor, Bharat Institute of Engineering & Technology, Hyderabad³

somashekhar49@gmail.com

Abstract—Multiplier is one of the essential components in the digital world such as in digital signal processing, quantum computing, microprocessor and widely used in arithmetic unit. The Reversible rationale is a used to decrease heat scattering and data misfortune. Contrasted with all essential math activities, multiplication requests all the more preparing time and look for complex equipment. This paper presents a plan of low power Systolic Array Multiplier utilizing Reversible logic gates which performs information handling in parallel. In this paper, we present a high speed 4x4 Systolic Multiplier design by using peres gate and toffoli gates and source code written in verilog and also implemented on FPGA Spartan 3s50pq208-4. The synthesis and simulation is done on Xilinx ISE 14.7. The delay is 17.642ns and static power dissipation is 24mW.

Keywords– FPGA, Reversible Logic, Systolic Multiplier, Verilog, Xilinx ISE 14.7, Spartan 3, Peres Full Adder(PF), Toffoli Gate(TG).

INTRODUCTION

In the region of advanced sign handling, systolic exhibit are perceived as a standard intended for rapid execution. A systolic array created by interconnecting a set of similar data-processing cells in a uniform manner and is closely related conceptually to arithmetic pipeline [1].

Equal cluster multipliers are utilized to accomplish low force and rapid. Multipliers are lapsed to address the issues in different DSP frameworks [2]. Reversible logic has an incredible consideration in the current years

because of diminished power dispersal which assumes the principle part in low power VLSI plan. It is utilized in wide applications in low power CMOS and optical data preparing, nano innovation and quantum figuring. Irreversible calculation brings about energy dispersal because of the data misfortune. The warmth scatters since loss of the slightest bit of data is exceptionally little at room temperature however when more number of pieces are builds then in the circuits of fast computational works the warmth dispersed by them will

influences the presentation and results in the failure of segments. The main importance's of adopting reversible logic makes fault tolerant and less power dissipation.

In 1973, Bennett demonstrated that to dodge energy setback it is crucial that all the computations must be acted in a reversible way [3]. In like manner to take out power dispersal, circuits should be created from reversible gates. In this manner each future advancement needs reversible logic to minimize the dissipation of power. Standard logic gates are irreversible. The reversible logic information vector can be recovered from the yield vector.

PROPOSED SYSTOLIC MULTIPLIER USING REVERSIBLE LOGIC

Systolic exhibits are frequently hard-wired for specific activities, as increase and gather, to perform particularly especially parallel integration, correlation, convolution, [matrix multiplication](#) or data sorting tasks. This type of systolic multipliers is used for Machine Learning (ML) applications. The proposed systolic array multiplier has designed by using reversible logic gates like toffoli gate and peres gate as shown in fig.4. The top module of toffoli gate is shown in fig.1. The peres full adder is designed using two peres gate is shown in fig.2. This peres full adder produces two garbage outputs.

Fig. 1 Top module of Toffoli Gate (TG)
Where, $p=a$, $q=b$, $cout=(a\&b)\wedge c$




Fig.2 Top module of Peres Full Adder (PF)
Where, $p=a$, $q=a\wedge b$, $s=a\wedge b\wedge c$,
 $cout=((a\wedge b)\&c)\wedge(a\&b)$






Fig.3 Top Module of Multiplier Cell





Where, S0 to S7 are Sum bits
 C is Carry bit
 G is Garbage
 TG is Toffoli gate
 PF is Peres Full adder

Fig.4 Block diagram of Systolic Multiplier using Reversible Logic

Where, $p=a$
 $q=b$
 $r=e$
 $s=(d\&e)\wedge f$
 $u=(a\&b)\wedge c$
 $v=(a\&b)\wedge c$
 $sum=(a\&b)\wedge(d\&e)$
 $carry=(a\&b)\&(d\&e)$

The multiplier cell is shown in above fig. 3. Internally it consists of 2 toffoli gate and 1 peres full adder(PF).




Fig.5 Top module of systolic multiplier




Fig.6 RTL Schematic of Toffoli gate(TG)




Fig.7 RTL Schematic of Peres Full Adder(PF)




Fig.8 RTL Schematic of Systolic Multiplier based on reversible logic

Simulation Results



Fig.9 Simulation of Systolic multiplier in radix-binary



Fig.10 Simulation of Systolic multiplier in radix-decimal

FPGA IMPLEMENTATION RESULTS

I/O Name	I/O Direction	Loc	Bank	I/O
p<0>	Output	p20	BANK7	
p<1>	Output	p26	BANK7	
p<2>	Output	p28	BANK6	
p<3>	Output	p34	BANK6	
p<4>	Output	p36	BANK6	
p<5>	Output	p39	BANK6	
p<6>	Output	p42	BANK6	
p<7>	Output	p44	BANK6	
p<8>	Output	p46	BANK6	
x<0>	Input	p21	BANK7	
x<1>	Input	p27	BANK7	
x<2>	Input	p29	BANK6	
x<3>	Input	p35	BANK6	
y<0>	Input	p37	BANK6	
y<1>	Input	p40	BANK6	
y<2>	Input	p43	BANK6	
y<3>	Input	p45	BANK6	

Fig.11 UCF file generation




Fig.12 FPGA Implementation Results(i) Case 1. Here, Inputs are x=0110 and y=0001, the output of systolic multiplier is p=00000110.




Fig.13 FPGA Implementation Results(ii) Case 2. Here, Inputs are x=0110 and y=1111, the output of systolic multiplier is p=01011010.

SYNTHESIS RESULTS

Power summary	I(mA)
P(mW)	
Total estimated power consumption	24
Total Vccint	1.20V 5 6
Total Vccaux	2.50V 7 18
Total Vcco25	2.50V 0 0

Device utilization			
Device	:	3s50pq208-4	
Slices	:	16 out of 768	2%
4 input LUTs	:	27 out of 1536	1%
IOBs	:	17 out of 124	13%

Timing Report	
Speed Grade: -4	
Total	17.642ns (9.771ns logic, 7.871ns route)

Total Memory Usage is 235488 kilobytes.

Table1: Comparison of Delay

Performance Parameter	Proposed Work	S. Subathradevi [4]
Delay (ns)	17.642	42.809




Fig.14 Delay comparison

CONCLUSION

This paper provides the design of high speed systolic multiplier based on reversible logic gates using verilog coding. This design implemented on FPGA Spartan 3s50pq208-4 and verified the outputs. The delay is minimized (17.642ns) and static power consumption is 24mW.

References

- [1]. Jae-Jin Lee and Gi-Yong Song, Bit-level systolic array for FIR filter using AND-based bit-serial multiplier, TENCON 2003. Conference on Convergent Technologies for Asia-Pacific Region, Bangalore, India, 2003, pp.87-90. Vol.1.doi: 10.1109/TENCON.2003.1273235.
- [2]. K. S. Ganesh Kumar, J. Deva Prasannam, M. Anitha Christy, Analysis of Low Power, Area and High Speed Multipliers for DSP Applications, IJETAE, March 2014, Volume: 4, Issue: 3.
- [3]. Bennett, C.H.: Logical reversibility of computation. IBM Journal of. Research and Development 17, 525–532 (1973).
- [4]. S. Subathradevi and C. Vennila, Systolic array multiplier for augmenting data center networks communication link. Springer, Cluster Computing 22, 13773-13783(2019).
- [5]. AnanthaLakshmi A.V., Sudha G.F. (2013), Design of a Novel Reversible Full Adder and Reversible Full Subtractor, Advances in Intelligent Systems and Computing, vol 178. Springer.
- [6]. Anamika and R. Bhardwaj, Reversible logic gates and its performances, IEEE 2nd International Conference on Inventive Systems and Control (ICISC), Coimbatore, 2018, pp. 226-231. doi: 10.1109/ICISC.2018.8399068.
- [7]. Rahaman H., Mathew J., Jabir A.M., Pradhan D.K. (2012) VLSI Architecture for Bit Parallel Systolic Multipliers for Special Class of $GF(2^m)$ Using Dual Bases. In: Rahaman H., Chattopadhyay S., Chattopadhyay S. (eds) Progress in VLSI Design and Test. Lecture Notes in Computer Science, vol 7373. Springer, Berlin, Heidelberg.
- [8]. Murty M.N., Nayak S.S., Padhy B., Panda S.N. (2012) 4-Bit Serial-Parallel Multiplier and Bit-Level Systolic Architecture for Implementation of Discrete Orthogonal Transforms. Global Trends in Computing and Communication Systems. ObCom 2011.
- [9]. Zhang M.Z., Ngo H.T., Asari V.K. (2005) Design of an Efficient Multiplier-Less Architecture for Multi-dimensional Convolution. In: Srikanthan T., Xue J., Chang CH. (eds) Advances in Computer Systems Architecture. ACSAC 2005. Lecture Notes in Computer Science, vol 3740. Springer, Berlin, Heidelberg.
- [10]. S. Karthick, S. Valarmathy, and E. Prabhu "Low Power Systolic Array Based Digital Filter for DSP Applications", hindawi Volume 2015, <https://doi.org/10.1155/2015/592537>.
- [11]. Somashekhar, Vikas Maheshwari, R. P. Singh, "Analysis of Micro Inversion to Improve Fault Tolerance in High Speed VLSI Circuits", International Research Journal of Engineering and Technology (IRJET), Volume: 06 Issue: 03, Page 5041-5044, Mar 2019.
- [12]. Somashekhar, Dr.Vikas Maheshwari, Dr.R. P. Singh, "A Study of Fault Tolerance In High Speed VLSI Circuits", International Journal Of Scientific & Technology Research Volume 8, Issue 08, August 2019 ISSN 2277-8616. PP: 1776-1779.
- [13]. Somashekhar, Vikas Maheshwari, R. P. Singh, "FPGA Implementation of Fault Tolerant Adder using Verilog for High Speed VLSI Architectures", International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 – 8958, Volume-9 Issue-6, April 2020. DOI: 10.35940/ijeat.D7062.049420. PP:549-551.
- [14]. Guoping Wang and J. Shield, "The efficient implementation of an array multiplier," 2005 IEEE International Conference on Electro Information Technology, 2005, pp. 5, doi: 10.1109/EIT.2005.1626958.
- [15]. B. Lamba and A. Sharma, "A review paper on different multipliers based on their different performance parameters," IEEE 2018, pp. 324-327.
- [16]. Malipatil, Somashekhar, R. Basavaraju, and Praveen kumar Nartam. "Low Power & High Speed Carry Select Adder Design Using Verilog." IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6 (2016): 77-81.
- [17]. S. Malipatil, V. Maheshwari and M. B. Chandra, "Area Optimization of CMOS Full Adder Design Using 3T XOR," 2020 International Conference on Wireless Communications Signal Processing and



- Networking (WiSPNET), 2020, pp.192-194, doi: 10.1109/WiSPNET48689.2020.9198627.
- [18]. Soamshekhar Malipatil, Avinash Gour, Vikas Maheshwari, "Fault Tolerant Reversible Full Adder Design Using Gate Diffusion Input", International Conference on Smart Technologies in Computing, Electrical and Electronics (ICSTCEE 2020), 978-1-7281-7213-2/20/\$31.00 © 2020 IEEE, pp.120-123.
- [19]. Somashekhar Malipatil, Avinash Gour and Vikas Maheshwari, Design & Implementation of Reconfigurable Adaptive Fault Tolerant System For ALU, International Journal of Electrical Engineering and Technology, 11(9), 2020, pp. 01-07.