


COPY RIGHT



ELSEVIER
SSRN

2023 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 02 Aug 2022. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-12&issue=Issue 08](http://www.ijiemr.org/downloads.php?vol=Volume-12&issue=Issue 08)

10.48047/IJIEMR/V12/ISSUE 08/21

Title **DESIGN OF 32 BIT VLSI HYBRID ADDER**

Volume 12, ISSUE 08, Pages: 122-128

Paper Authors **Mr. K. Srikanth, M. Sravani, D. Hemasree, S. Nikhitha, K.Ganesh**



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

DESIGN OF 32 BIT VLSI HYBRID ADDER

Mr. K. Srikanth¹, M. Sravani², D. Hemasree³, S. Nikhitha⁴, K.Ganesh⁵

¹Assistant Professor, Dept. of Electronics & Communication Engineering,
Balaji Institute

Of Technology and Science, Warangal, Telangana, India.

^{2,3,4,5}UGStudent, Dept. of Electronics & Communication Engineering,
Balaji Institute of Technology and Science, Warangal, Telangana, India

ABSTRACT

The Adder circuit is basically required in many application of DSP digital signal processing architecture, Microprocessor, Microcontroller, Filter designing and data Processing units. A system if contains a hybrid adder than it is sure that the system must have low power consumption, high speed (Less delay) and occupies less area space in memory unit. From many years researchers are trying to make devices small in size with high operating speed and Low power consuming so they are trying various techniques In this project different 32 bit adders are studied and design implementation is done and Some 32 bit hybrid adder are proposed by using various adder combinations, Performance analysis in terms of area (according to the number of LUTs) and delay (in ns) Will be performed in Tanner tool.

Keywords: Adders, Hybrid adder, Tanner, Kogge stone adder (KSA), Carry look ahead adder (CLA), Carry Save Adder (CSA).

I. INTRODUCTION

The addition operation is a binary operation. In all calculative systems, it conducts addition, subtraction, division, multiplication, finding complement, encoding, and decoding. It is a fundamental and fundamentally significant operation. Between 1868 and 1869, Charles Webb created many patents for adding machine calculators. Many Adder topologies have been devised and deployed since they were initially introduced in the past. The majority of digital devices, such as laptops, desktop computers, notepads, and cell phones, periodically work poorly, putting users in a jam and making them believe that formatting or updating the item is the best course of action. Therefore, the best possible system is needed. The 32-bit processor architecture of a computer with processors contains, among other things, 32-bit integers, registers, and memory locations, as well as multipliers, subtractors, adders, registers, and cache. The major focus of this study is the adder circuit. Large memory unit needs, greater power consumption, and sluggish

performance are the primary drawbacks of very large scale integrated circuits. It has frequently been observed that a system has to be quick, compact, and power efficient. In this study project, we are focusing on the adder circuit. If the delay is reduced, the speed can be increased. All the elements that go into a top-notch system, such as compact size, low power consumption, quick processing, and swift speed, must be prioritised. The complete high-performing system may be built using a hybrid adder structure that is added to the arithmetic unit. These adders were developed utilising various logic approaches to enhance the overall performance of the system. The main goal of hybrid logic is to reduce the number of transistors and power-dissipating nodes in the adder cell.

II. LITERATURE REVIEW

Different electronic devices have issues regarding power consumption, memory space, and data processing delays, therefore research is continuously utilizing multiple techniques and evaluating its effectiveness.

In 0.25 micro metre CMOS technology, adders have been constructed using transistor gate logic and pass transistor logic, and their performance analysis was recorded. In 180nm technology, adders have been developed using gate diffusion and pass transistor logic. A PMOS Pull up network-based domino logic technique was employed. Parallelism and pipelining were used to design the BCD adder. Reversible logic created a method known as a quantum dot cellular automata 1-bit adder. Performance exploration was done and a redundant binary signed adder was implemented. Based on LUT, a newly developed approximate adder structure was developed and implemented into use. This was accomplished by using different adder topologies, which are also referred to as heterogeneous structures or hybrid structures. A newly designed complete adder cell with internal logic structure was successfully developed in order to reduce overall propagation delayed responses and power consumption. In order to take advantage of each type of adder architecture's advantages and enhance performance, hybrid adders combine each other. Examples include ripple carry adders (RCAs), carry look-ahead adders (CLAs), carry select adders (CSAs), and carry skip adders (CSKAs). Specific performance criteria, such as speed, power usage, or area utilization, are the term that hybrid adders are designed to optimize. Based on the requirements of the design, they are able to achieve a balance between these characteristics through the combination of several adder types.

III. CONVENTIONAL SYSTEM

Adder is an electronic circuit which generates a sum and a carry through the addition of binary values. Different adders' names have been supplied in accordance with carry-generated data. Let's explore some of the adders that have been covered at this point.

Carry Look ahead Adder (CLA)

The fundamental idea underneath this adder is to look into lower adder arguments and

addend if higher orders carry generated. As a result, the amount of gates is decreased, and the delay may also be decreased. In this adder, there are two stages: the propagation stage and the generation stage, during which values are encountered along the way. The second stage calculates the carry created, and the third stage calculates the sum value. In hierarchical structures, it is utilized.




Fig.1: Working flow of CLA

Fig.1 illustrates the normal operation flow of CLA. The generation stage is another name for the propagation stage.

$$G(i) = a[i].b[i] \dots (1)$$

$$P(i) = a[i] \wedge b[i] \dots (2)$$

Equations (1) and (2) are formulas of generation part and Propagating part. The internal carry is generated by formula (3)

$$C(i) = G(i) + P(i).C(i-1) \dots (3)$$

The sum generation is calculated by formula (4)

$$\text{Sum}[i] = a[i] \wedge b[i] \wedge c[i-1] \dots (4)$$

Here $i=1,2,3 \dots$

Advantages

1. It is fastest adder
2. It reduce propagating delay
3. It has less number of gates

Disadvantage

1. It has complex carry logic blocks

Kogge stone adder(KSA)

In 1973, Kogge Stone introduced the Kogge Stone Adder. Preprocessing, carry production, and post-processing are each of

the three stages of its three-stage operation. Calculating the increased are yields carry. They equation used for calculating delay is $2 \log n \dots (5)$
 n – Number of input bits

Advantages

1. It has low fan out
2. It has lowest delay
3. It has fast operation

Disadvantage

1. The functioning is very complex

Let us describe the three stages

Preprocessing stage:

Propagation and generation blocks are calculated by formula (6) and (7)

$$P[i] = A[i] \text{XOR} B[i] \dots (6)$$

$$G[i] = A[i] \text{AND} B[i] \dots (7)$$

Carry generation:

Black cell: To generate and propagate a signal, two pairs will be needed. It generates and propagates one pair of signals in the form of an output. A generate signal is produced by the grey cell, which also provides two pairs of propagate and generate signal inputs.

Post processing:

Another name for it is final computing. It calculates bit sums. Equation (8) has the formula.

$$S[i] = P[i] \text{XOR} C[i-1] \dots (8)$$

Advantage

1. It is fastest adder which focus on design time.

Disadvantage

2. It occupy more area in memory cell.

IV. PROPOSED SYSTEM

Hybrid Adder

A hybrid adder is one fact that has been developed by implementing one or more logical processes. Fig.2 illustrates the hybrid

adder's block diagram. A and B are the inputs for modules 1, 2, and 3. We can use the same or a different type of adder to give a sum and carry it as an output. The same adder can also be used to form multiple logic values. Both logical values have benefits that indicate they can perform better.




Fig.2: Block diagram of hybrid adder

There is two types of architecture of forming *hybrid adder*:

1. Homogeneous

Homogeneous architecture is created by the combination of two or more adders of the same type.

2. Heterogeneous

Merging of two or more adder forms of different types is proposed by Heterogeneous Architecture.




Fig.3: Block Diagram of 32-Bit Hybrid Adder

The concept of bringing together designs in order to develop a hybrid structure results in products featuring high performance and low selling price. Here, CLA and KSA adders have been constructed separately and combined to create a hybrid adder. The two hybrid adders described in this section combine a modified Manchester adder for carry propagation with

some form of a carry-select adder to compute the sum. Both split the operands into 8-bit groups of equal size.




Fig.4: Schematic Diagram

The SUM and CARRY cells in the schematic design were created using the GDI approach. To implement the SUM cell and design the CARRY cell, a total of 8 transistors are required. First, the GDI approach is used to implement the H function, or XOR, after which the overall SUM and CARRY cell are implemented using this H function as input. The Proposed PTL-GDI Adder's CARRY cell shares similarities with the CARRY cell in terms of design. The illustration below represents the entire circuit. In the example, ABCin101, the PMOS transistor (where B is linked as the Gate input) is turned ON considering A is HIGH and B is LOW. This will effectively convey the value of A (i.e. H therefore possesses a value of 1. The SUM cell's NMOS transistor is now ON as the value of H is HIGH. The SUM output is going to result in logic '0' in this case. In contrast, the NMOS transistor is ON in the CARRY cell because H is HIGH. Therefore, it will send Cin's value of 1 to the CARRY output.




Fig.5: 8-Bit Kogge Stone Adder




Fig.6: 4-Bit Carry Look ahead Adder

We will construct a CLA adder through an understanding of the GDI technique, where the gates, sum generation, and carry generation all have been generated through the GDI approach. First, we're going to generate a 4-bit CLA, link together it with the help of another 4-bit CLA, and then generate an 8-bit CLA. Following that, we'll construct an 8-bit KSA. By using Hybrid Heterogeneous type we will cascade it with an 8 bit CLA, and construct a 16-bit hybrid adder. subsequently, we'll combine two 16-bit hybrid adders To produce a 32-bit hybrid adder.

V. SIMULATION RESULTS




Fig.7: 4-bit CLA Adder

Design




Fig.8: Output Waveform of 4-Bit CLA




Fig.9: 8-bit KSA Adder

Design




Fig.10: Output Waveform of 8-Bit KSA

VI. APPLICATIONS

The fundamental building blocks of processors and digital systems, ALUs, can use hybrid adders. By combining several adder architectures, such as ripple carry adders (RCAs) and carry look-ahead adders (CLAs), hybrid adders may combine speed and area efficiency. When high-speed arithmetic operations are necessary, such as in scientific simulations, hybrid adders can be utilised to provide calculations that are quicker and more accurate. They can help reduce circuit complexity while accelerating the execution of operations. In DSP applications, complicated mathematical operations like addition and multiplication are routinely employed. By boosting addition operations, which are crucial to many DSP algorithms, hybrid adders can increase the performance of DSP circuits. Compression and filtering are only two of the many mathematical processes utilised in image and video processing techniques. By utilising hybrid adders, these calculations may be performed more quickly and efficiently while consuming less power. As the need for applications utilising artificial intelligence and machine learning grows, neural network

topologies can perform better.

VII. CONCLUSION

Understanding the GDI technique allowed us to build a CLA adder, where the gates, sum generation, and carry generation were all produced using the GDI method. To create an 8-bit CLA, we will first create a 4-bit CLA, link it with the aid of another 4-bit CLA, and then repeat the process. We'll then put together an 8-bit KSA after that. We will build a 16-bit hybrid adder by cascading a hybrid heterogeneous type with an 8-bit CLA. Then, in order to create a 32-bit hybrid adder, we will join two 16-bit hybrid adders.

REFERENCE

- [1] Nidhi Tiwari, Ruchi Sharma, Rajesh Pariha "Implementation Of Area and energy efficient full adder Cell" IEEE International Conference on recent advances and innovation in Engineering 2014.
- [2] Rajkumar Sarma and Veerati Raju "Design and Performance Analysis of hybrid adders for High speed arithmetic circuit" International Journal of VLSI Design and communication Systems (VLSICS) Vol 3, no 3 June 2012.
- [3] Arkadiy Morgenshtein, Alexander fish and Israel Wagner "Gate Diffusion input (GDI) – a technique for low power Design of Digital circuits Analysis and characterization IEEE International symposium on circuit and system February 2012.
- [4] Sentamilselvi M, Mahendran P "High performance Adder Circuit in VLSI system" International journal of Technology Enhancements and emerging engineering Research IJTEEE VOL 2 Issue 3.
- [5] Shambhavi Mishra, Gaurav Verma "Low power and Area efficient implementation of BCD Adder of FPGA" IEEE 2013.
- [6] P.Kiran Kumar, B.Balaji, K.Srinivasa Rao, Halo-Doped Hetero Dielectric Nanowire MOSFET Scaled to the Sub-10 nm Node. Transactions on Electrical and Electronic Materials (2023).

- [7] Padakanti Kiran Kumar, Bukya Balaji, K.Srinivasa Rao, Design and analysis of asymmetrical low-k source side spacer halo doped nanowire metal oxide semiconductor field effect transistor, IJECE.
- [8] Kumar, V. & Ramana, T.. (2022). Fully scheduled decomposition channel estimation based MIMO-POMA structured LTE. International Journal of Communication Systems. 35. 10.1002/dac.4263.
- [9] V. M. Kumar and T. V. Ramana, "Position-based Fully-Scheduled Precoder Channel Strategy for POMA Structured LTE Network," 2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT), Coimbatore, India, 2019, pp. 1-8, doi: 10.1109/ICECCT.2019.8869133.
- [10] Dr.M.Supriya, Dr.R.Mohandas. (2022). Multi Constraint Multicasting Analysis with fault Tolerance Routing Mechanism. Telematique, 21(1), 3544-3554.
- [11] N.Sivapriya, T.N.Ravi. (2019). Efficient Fuzzy based Multi-constraint Multicast Routing with Multi-criteria Enhanced Optimal Capacity-delay Trade off. International journal of Scientific & Technology Research, 8(8), 1468-1473.
- [12] N.Sivapriya, T.N.Ravi. (2019). A framework for fuzzy-based Fault Tolerant Routing Mechanism with Capacity Delay Tradeoff in MANET. International Journal of advanced Science & Technology, 28(17), 420-429.
- [13] Vaigandla, K. K. ., & Benita, J. (2023). A Novel PAPR Reduction in Filter Bank Multi-Carrier (FBMC) with Offset Quadrature Amplitude Modulation (OQAM) Based VLC Systems. *International Journal on Recent and Innovation Trends in Computing and Communication*
- [14] Karthik Kumar Vaigandla and B. J, Study and analysis of multi carrier modulation techniques – FBMC and OFDM, Materials Today: Proceedings, [Volume 58, Part 1](#), 2022, Pages 52-56, <https://doi.org/10.1016/j.matpr.2021.12.584>
- [15] Karthik Kumar Vaigandla, J.Benita, "PRNGN - PAPR Reduction using Noise Validation and Genetic System on 5G Wireless Network," International Journal of Engineering Trends and Technology, vol. 70, no. 8, pp. 224-232, 2022.

<https://doi.org/10.14445/22315381/IJETT-V70I8P223>

[16] Karthik Kumar Vaigandla and J.Benita (2022), Novel Algorithm for Nonlinear Distortion Reduction Based on Clipping and Compressive Sensing in OFDM/OQAM System. IJEER 10(3), 620-626. <https://doi.org/10.37391/IJEER.100334>

[17] Karthik Kumar Vaigandla and Dr. J.Benita, "Filter Bank Multicarrier for Next Generation Wireless Communications: An Overview," Proceedings of International Conference on Artificial Intelligence, 5G Communications and Network Technologies (ICA5NT'23), ISBN: 978-93-94521-15-5, 2023, pp. 714-725.

[18] M. K. Vanteru, T. V. Ramana, A. C. Naik, C. Adupa, A. Battula and D. Prasad, "Modeling and Simulation of propagation models for selected LTE propagation scenarios," 2022 International Conference on Recent Trends in Microelectronics, Automation, Computing and Communications Systems (ICMACC), Hyderabad, India, 2022, pp. 482-488, doi: 10.1109/ICMACC54824.2022.10093514.

[19] Madhu Kumar Vanteru, K.A. Jayabalaji, Suja G. P, Poonguzhali Ilango, Bhaskar Nautiyal, A. Yasmine Begum, Multi-Sensor Based healthcare monitoring system by LoWPAN-based architecture, Measurement: Sensors, Volume 28, 2023, 100826, ISSN 2665-9174.

[20] P.Kiran Kumar, B.Balaji, K.Srinivasa Rao, Halo-Doped Hetero Dielectric Nanowire MOSFET Scaled to the Sub-10 nm Node. Transactions on Electrical and Electronic Materials (2023). <https://doi.org/10.1007/s42341-023-00448-6>

[21] Padakanti Kiran Kumar, Bukya Balaji, K.Srinivasa Rao, Design and

analysis of asymmetrical low-k source side spacer halo doped nanowire metal oxide semiconductor field effect transistor, IJECE, Vol 13, No 3 DOI: <http://doi.org/10.11591/ijece.v13i3.pp3519-3529>.

[22] P. K. Kumar, K. Srikanth, N. K. Boddukuri, N. Suresh and B. V. Vani, "Lattice Heating Effects on Electric Field and Potential for a Silicon on Insulator (SOI) MOSFET for MIMO Applications," 2023 2nd Edition of IEEE Delhi Section Flagship Conference (DELCON), Rajpura, India, 2023, pp. 1-4, doi: 10.1109/DELCON57910.2023.10127385.

[23] P. K. Kumar, P. P. Rao and K. H. Kishore, "Optimal design of reversible parity preserving new Full adder / Full subtractor," 2017 11th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, India, 2017, pp. 368-373, doi: 10.1109/ISCO.2017.7856019.

[24] V.Madhu Kumar, Dr.T.V.Ramana "Virtual Iterative Precoding Based LTE POMA Channel Estimation Technique in Dynamic Fading Environments" International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-8 Issue-6, April 2019

[25] V.Madhu Kumar, Dr.T.V.Ramana, Rajidi Sahithi "User Content Delivery Service for Efficient POMA based LTE Channel Spectrum Scheduling Algorithm" International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-9 Issue-2S3, December 2019