

PEER REVIEWED OPEN ACCESS INTERNATIONAL JOURNAL

www.ijiemr.org

COPY RIGHT



2023 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must

be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 02 Aug 2022. Link

:http://www.ijiemr.org/downloads.php?vol=Volume-12&issue=Issue 08

10.48047/IJIEMR/V12/ISSUE 08/24

Title HIGH PERFORMANCE 10-T XOR XNOR CELL USING HIGH SPEED HYBRID LOGIC FULL ADDER

Volume 12, ISSUE 08, Pages: 143-149

Paper Authors P. Kiran kumar, K. Prerthi, M. Ramya, D. Monuika, A. Nikil





USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code



PEER REVIEWED OPEN ACCESS INTERNATIONAL JOURNAL

www.ijiemr.org

HIGH PERFORMANCE 10-T XOR XNOR CELL USING HIGH SPEED HYBRID LOGIC FULL ADDER

P. Kiran kumar¹, K. Prerthi², M. Ramya³, D. Monuika⁴, A. Nikil⁵

¹Assistant Professor, Dept. of Electronic & communication Engineering, Balaji Institute of technology and science, Warangal, Telangana, India

^{2,3,4,5}UG Student, Dept. of Electronic & communication Engineering, Balaji Institute of Technology and Science, Warangal, Telangana, India

Abstract:

Full adder (FA) circuits are frequently built using hybrid logic techniques. How effectively the XOR-XNOR circuit functions has a significant impact on the hybrid FA's delay, power, and driving characteristics. The 10-T high-speed, low-power XOR-XNOR circuit suggested in this article provides simultaneous full swing outputs and improved delay performance. Its performance is assessed by simulating the recommended circuit using 90-nm CMOS technology in tanner tool. The power delay product (PDP), as compared to the current XOR-XNOR modules, is decreased by at least 7.5 percent in the proposed circuit. The FA designs described in this article make use of readily accessible sum and carry modules and the required XOR-XNOR circuit. The recommended FAs provide returns between 2% to 28.13 percent.

Keyword: Hybrid full adder (FA), XOR-XNOR circuit, cascaded full adder (CFA)

I. Introduction:

Mobile phones, laptops, and personal digital assistants (PDAs) are a few examples of portable electronic gadgets that are increasingly necessary for daily living. These electrical systems' designers strive to create circuits that are small, quick, and energy-efficient. These electrical systems are mostly made up of arithmetic circuits. Most arithmetic circuits require an adder as a key component, including. The power consumed by these arithmetic circuits in high-performance microprocessors' data channels is around one-third. The total system performance thus rises dramatically when the adders' performance is increased. Several static CMOS logic types have been developed in order to construct a full adder (FA) circuit. These logical layouts may be divided into two groups: traditional design styles and hybrid design styles. The FA employs MOS transistors and is constructed as a single module. This method is shown by the complementary CMOS (C-CMOS) FA. In this design, the pull-up and pull-down networks of an FA are realised using 28 transistors. It offers full-swing outputs and resistance to voltage and transistor size scaling Each input is

coupled to a gate that has a PMOS and a NMOS transistor, at the very least. The major disadvantage of this circuit is high input capacitance, which slows down the adder's speed Complementary passtransistor logic (CPL) FA is a further illustration of the conventional technique The cross-coupled PMOS structure, static inverter at the output, and high-speed differential stage gives this structure excellent driving capabilities, full swing output, and high speed. The circuit's excessive power dissipation is caused by the circuit's many internal nodes, though. Additionally, due to the asymmetrical transistor configuration, the circuit architecture is not consistent. FA can also be produced the conventional way, with pass transistors. The pass transistors, however, have a built-in issue with threshold voltage drop. Full-swing logic "1" and "0" are not produced at the output when logic "1" and logic "0," respectively, are transmitted using NMOS and PMOS. A transmission gate (TG)-based solution has been created to address this problem. In this configuration, complementary control are used to drive signals parallel connections between NMOS and PMOS



PEER REVIEWED OPEN ACCESS INTERNATIONAL JOURNAL

www.ijiemr.org

transistors. To offer full-swing outputs, this PMOS and NMOS are simultaneously switched on and give routes to both logics (logic "1" and "0"). Although the TG-based adder uses less power, its driving performance is subpar. This circuit's performance might be improved.

II . BLOCK DIAGRAM



Fig. 1. Block diagram of hybrid logic FA circuit.

According to the hybrid design aesthetic, the FA structure is separated into three modules, as seen in Fig. 1. Full-swing XOR and XNOR outputs are generated simultaneously in Module I from the usage of two input signals (A and B). These signals need to be XOR-XNOR and have excellent driving capabilities since they need to drive two further units. The sumand-carry circuits in Modules II and III produce the sum-and-carry outputs (COUT), respectively, using the outputs of Module I and the third input signal (CIN). The fundamental benefit of hybrid designs is that each module may be improved at the individual level. Additionally, by using fewer power-dissipating transistors, internal nodes can be decreased. Although hybrid Style FAs function on with single units or small chains, they lack the potential to drive installed higher bit adders by means of cascading steps.

Module I

In Module I, two input signals (A and B) are employed to concurrently produce fullswing XOR and XNOR outputs. These XOR-XNOR signals need to be powerful drivers since they must drive the other two modules. Using the outputs of Module, I and the third input signal (CIN), Modules II and III are the sum and carry circuits that generate the sum and carry outputs (COUT), respectively.

Module II

The outputs of the XOR-XNOR circuit and CIN may be used as input signals to construct Module II (SUM circuit) using the formula in (7). The primary requirement for this module is that the following gates have adequate driving power:

$SUM = (A \oplus B) \oplus C_I^r N^+ (A \oplus B)^r \oplus C_{IN}$

Module III

Carry circuit (COUT) is the FA's third module. The outputs of modules I's XOR and XNOR, as well as earlier carries CINOR and CIN, may be used to determine the FA's output carry. Because this module's output depends on the previous FA's output carry, its delay has the most impact on the total delay in cascading systems.

$C_{\text{OUT}} = (A \oplus B)^{r} A + (A \oplus B) C_{\text{IN}}$

III . EXISTING SYSTEM



We offer an XOR-XNOR circuit that



PEER REVIEWED OPEN ACCESS INTERNATIONAL JOURNAL

www.ijiemr.org

XOR-XNOR

generates outputs simultaneously utilizing CPL. The feedback transistors in this circuit are used to recover the output voltage levels. However, the feedback transistor maintains the delay and power higher. The important route's NOT gate was eliminated, however the cross-coupled design still results in a greater circuit delay. The weak logic in the complementary output nodes (XOR-XNOR) is restored by building the XOR-XNOR circuit with just six transistors and two complementary feedback transistors.

when either "00" or "11" (the same value) is present in both inputs. For the inputs "11" or "00," this circuit has a significant worst-case delay because in these scenarios, the outputs reach their ultimate voltage level in two stages. At the XOR and XNOR output nodes, two more NMOS and PMOS transistors can be used to overcome this problem. This circuit provides good driving capability, lower path critical delay, however power dissipation remains higher (This circuits required external inverter). By proposed low power high speed full adder by proposed XOR-XNOR we eliminate external inverter.

Numerous researchers have proposed hybrid logic-based FA systems, which provide the optimum performance without compromising output. According to Vastrabacka et al. [9], a 2-to-1 multiplexer circuit was utilized to implement the sum and carry modules in an XOR-XNOR module that utilized pass transistor logic (PTL).

Zhang et al. [10] used PTL to simultaneously construct XOR-XNOR outputs and C-CMOS style to manufacture carry modules in their hybrid FA cell. The XOR-XNOR circuit was used in another design, a new low-power and high-speed (LPHS) adder. using feedback transistors, whereas the sum and carry modules are constructed using PTL and a 2-to-1 multiplexer, respectively.

Six transistors were all that were needed for the XOR-XNOR circuit that Radhakrishnan proposed at this design, when both inputs have the same value (either "00" or "11"), two complimentary feedback transistors are utilised to restore the weak logic at complementary output nodes (XOR and XNOR). The inputs of this circuit have a significant worst-case delay. When "11" or "00" is used, outputs take two steps to achieve their ultimate voltage values. Valashani and Mirzakuchaki[14] who utilised an inverter, significantly enhanced the construction of an XOR-XNOR circuit. This structure offers a shorter critical path latency, but power dissipation is still larger.

The XOR-XNOR circuit was upgraded by Naseri and Timarchi [15], and it is now made up of 12 transistors. Compared to previous circuits, this one uses less power and has superior latency performance. However, this circuit requires an extra inverter. Eliminating this external inverter will considerably enhance the circuit's performance. This article suggests a brand-new XOR-XNOR circuit that features robust driving capabilities and full-XOR-XNOR outputs without swing requiring any external inverters. The internal NOT gate and feedback circuitry in this design help to achieve full-swing output for each transition. By carefully sizing different transistors, the power consumption and latency of the suggested circuit are both reduced.

II. Proposed XOR-XNOR Circuit



Fig: 3 Proposed XOR-XNOR circuit

Inputs	Path		Path	
AB	XOR	XOR	XOR	XNOR
	(Full			(Partial
	Swing)			Swing)
00	N3			-
01	P2	-	N1	P4, P3
10	P1	N4, N3	N2	-



PEER REVIEWED OPEN ACCESS INTERNATIONAL JOURNAL

www.ijiemr.org

11	N4, N5	-	Р3	N1,N2

Table 1 The various input combinationscharging and discharging routes

A variety of XOR-XNOR circuit design techniques have recently been developed; they are presented. A full-swing output is produced by an XOR-XNOR circuit [13]. In Fig., just six transistors are utilised. The CPL logic and feedback restorer transistors used to build this system. For the inputs, it offers good delay performance. AB: "01" and "10."

For the inputs AB: "11" and "00," there is a switching delay at the output, though. Two NMOS and two PMOS transistors were included into the circuit to solve the issue with higher levels, as shown in Fig. Naseri and Timarchi's[15] technique is utilized to address the delay for these inputs. Contrarily, the latter design not only tackles the issue of delayed responsiveness but also lowers the circuit's power consumption. However, it requires input A, which necessitates the usage of an extra inverter. This section introduces the special XOR-XNOR circuit, which generates the inverted input internally and does not call external This for any inverters. configuration decreases the total delay and power consumption of the XOR-XNOR circuit by using fewer internal nodes and transistors. It displays the 10-transistor (10-T) XOR-XNOR circuit that is advised.

The XOR-XNOR circuit that has been suggested is based on a CPL and crosscoupled construction. On the XOR output side, it utilizes two PMOS (P1 and P2), three NMOS (N3, N4, and N5) transistors, while on the XNOR output side, it uses two NMOS (N1 and N2), three PMOS (P3, P4, and P5) transistors.

P1 and P2 are coupled in parallel as PTLs at the XOR together with N4, N5, a restorer that generates an output with full swing, and N3, a feedback transistor. The N1 and N2 transistors are similarly coupled in parallel as PTL, P4, and P5, and are stored to produce a full swing output, while the P3 acts as a feedback transistor at the XNOR output side. This circuit simultaneously produces two full-swing XOR-XNOR outputs.

V.SIMULATION AND RESULTS



Proposed XOR XNOR Schematic



Proposed XOR XNOR test bench



Proposed XOR XNOR waveform



PEER REVIEWED OPEN ACCESS INTERNATIONAL JOURNAL

www.ijiemr.org



Proposed Full Adder Schematic



Proposed Full Adder Test Bench



Proposed Full Adder Waveform

V. CONCLUSION

This article introduces a brand-new 10-T XOR-XNOR circuit that simultaneously produces two full-swing outputs. Using the suggested XOR-XNOR circuit, new FA cells based on hybrid logic design approaches were also created. By simulating the proposed XOR-XNOR circuit and the FA cells in Tanner with 90 nm CMOS

performance technology, their was evaluated. The recommended XOR-XNOR circuit's latency and PDP dropped by up to 65.16% and 70.13%, respectively, in comparison to comparable designs. The suggested FA design outperformed existing FAs in terms of PDP by 28% to 45%. The efficiency of the hypothesised FA cells in cascaded connections was also evaluated with 2-bit and 4-bit cascading chains; nevertheless, with an 8-bit cascading chain, the hypothesised FA design performed best. The suggested FA cell performed better than the existing FA cells.

REFERENCES

[1] [A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEICE Trans. Electron., vol. 75, no. 4, pp. 371–382, 1992.

[2] R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus passtransistor logic," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1079–1090, Jul. 1997.

[3] S. Goel, A. Kumar, and M. A. Bayoumi, "Design of robust, energyefficient full adders for deep-submicrometer design using hybrid-CMOS logic style," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp. 1309–1321, Dec. 2006.

[4] C.-H. Chang, J. Gu, and M. Zhang, "A review of 0.18-μm full adder performances for tree structured arithmetic circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 686– 695, Jun. 2005.

[5] N. Zhuang and H. Wu, "A new design of the CMOS full adder," IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 840–844, May 1992.

[6] M. Aguirre-Hernandez and M. Linares-Aranda, "CMOS full-adders for energy-efficient arithmetic applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 4, pp. 718–721, Apr. 2011.

[7] M. Zhang, J. Gu, and C.-H. Chang, "A novel hybrid pass logic with static CMOS output drive full-adder cell," in Proc. Int. Symp. Circuits Syst. (ISCAS), vol. 5, May 2003, p. 5.

[8] C.-K. Tung, S.-H. Shieh, and C.-H. Cheng, "Low-power high-speed full adder for portable electronic applications,"



PEER REVIEWED OPEN ACCESS INTERNATIONAL JOURNAL

Electron. Lett., vol. 49, no. 17, pp. 1063–1064, Aug. 2013.

[9] H. Naseri and S. Timarchi, "Low-power and fast full adder by explor ing new XOR and XNOR gates," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 26, no. 8, pp. 1481–1493, Aug. 2018.

[10] Kumar, V. & Ramana, T.. (2022). Fully scheduled decomposition channel estimation based MIMO-POMA structured LTE. International Journal of Communication Systems. 35. 10.1002/dac.4263.

[11]V. M. Kumar and T. V. Ramana, "Position-based Fully-Scheduled Precoder Channel Strategy for POMA Structured LTE Network," 2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT), Coimbatore, India, 2019, pp. 1-8, doi: 10.1109/ICECCT.2019.8869133.

[12] M. K. Vanteru, T. V. Ramana, A. C. Naik, C. Adupa, A. Battula and D. Prasad, "Modeling and Simulation of propagation models for selected LTE propagation scenarios," 2022 International Conference on Recent Trends in Microelectronics, Automation, Computing and Communications Systems (ICMACC), Hyderabad, India, 2022, pp. 482-488, doi: 10.1109/ICMACC54824.2022.10093514.
[13] Madhu Kumar Vanteru, K.A. Jayabalaji, Suja G. P, Poonguzhali Ilango, Bhaskar

Nautiyal, A. Yasmine Begum, Multi-Sensor Based healthcare monitoring system by LoWPAN-based architecture, Measurement: Sensors, Volume 28, 2023, 100826, ISSN 2665-9174.

[14] Dr.M.Supriya, Dr.R.Mohandas. (2022). Multi Constraint Multicasting Analysis with fault Tolerance Routing Mechanism. Telematique, 21(1), 3544-3554. [15] N.Sivapriya, T.N.Ravi. (2019). Efficient Fuzzy based Multi-constraint Multicast Routing with Multi-criteria Enhanced Trade Optimal Capacity-delay off. International journal of Scientific 87. Technology Research, 8(8), 1468-1473. [16] N.Sivapriya, T.N.Ravi. (2019). A

framework for fuzzy-based Fault Tolerant Routing Mechanism with Capacity Delay Tradeoff in MANET. International Journal of advanced Science & Technology, 28(17), 420-429. [17] P. Kiran Kumar, B.Balaji , K.Srinivasa Rao, Performance analysis of sub 10 nm regime source halo symmetric and asymmetric nanowire MOSFET with underlap engineering. *Silicon* 14.

[18] Vaigandla, K. K. ., & Benita, J. (2023). A Novel PAPR Reduction in Filter Bank Multi-Carrier (FBMC) with Offset Quadrature Amplitude Modulation (OQAM) Based VLC Systems. International Journal on Recent and Innovation Trends in Computing and Communication, 11(5)

[19] Karthik Kumar Vaigandla , Dr.J.Benita, "Study and Analysis of Various PAPR Minimization Methods," International Journal of Early Childhood Special Education (INT-JECS), Vol 14, Issue 03 2022, pp.1731-1740.

[20] P.Kiran Kumar, B.Balaji, K.Srinivasa Rao, Halo-Doped Hetero Dielectric Nanowire MOSFET Scaled to the Sub-10 nm Node. Transactions on Electrical and Electronic Materials (2023). https://doi.org/10.1007/s42341-023-00448-6

Padakanti Kiran Kumar, [21] Bukya Balaji, K.Srinivasa Rao, Design and analysis of asymmetrical low-k source side spacer halo doped nanowire metal oxide semiconductor field effect transistor, IJECE. Vol 13. No 3 DOI: http://doi.org/10.11591/ijece.v13i3.p p3519-3529.

[22] P. K. Kumar, K. Srikanth, N. K. Boddukuri, N. Suresh and B. V. Vani, "Lattice Heating Effects on Electric Field and Potential for a Silicon on Insulator (SOI) MOSFET for MIMO Applications," 2023 2nd Edition of IEEE Delhi Section Flagship Conference (DELCON), Rajpura, India, 2023, pp. 1-4, doi: 10.1109/DELCON57910.2023.10127385.

[23] P. K. Kumar, P. P. Rao and K. H. Kishore, "Optimal design of reversible parity preserving new Full adder / Full subtractor," 2017 11th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, India, 2017,



PEER REVIEWED OPEN ACCESS INTERNATIONAL JOURNAL

doi:

www.ijiemr.org

pp. 368-373, 10.1109/ISCO.2017.7856019.

[24] V.Madhu Kumar,Dr.T.V.Ramana" Virtual Iterative Precoding Based LTE POMA Channel Estimation Technique in Dynamic Fading Environments" International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-8 Issue-6, April 2019

[25] V.Madhu Kumar,Dr.T.V.Ramana, Rajidi Sahithi" User Content Delivery Service for Efficient POMA based LTE Channel Spectrum Scheduling Algorithm" International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-9 Issue-2S3, December 2019.

[26] P. K. Kumar, P. P. Rao and K. H. Kishore, "Optimal design of reversible parity preserving new Full adder / Full subtractor," 2017 11th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, India, 2017, pp. 368-373, doi: 10.1109/ISCO.2017.7856019.

[27] V.Madhu Kumar,Dr.T.V.Ramana" Virtual Iterative Precoding Based LTE POMA Channel Estimation Technique in Dynamic Fading Environments" International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-8 Issue-6, April 2019.