EFFICIENT DESIGN OF TESTABLE REVERSIBLE CIRCUITS USING VERILOG HDL
Authors:
K.SUNEETHA
Page No: 244-250
Volume & Issue
Volume-6,ISSUE-7
Keywords
