A novel approach to realize Built-in-self-test(BIST) enabled UART using VHDL
Authors:
MR. NARSAPPA REDDY, MR. KASHETTI SHARANYA, MR. MIRZA SAJID ALI BAIG , MRS. SHAHEENA KAMRANI
Page No: 13-19
Volume & Issue
Volume-7,ISSUE-1
Keywords