A Novel Implementation of Multiplier Design for Low Power Applications Using Fixed-Width Replica Redundancy Block

Authors:

PANDEETI KARUNAKAR, K.RAGHAVENDRA RAO

Page No: 239 – 244

Volume & Issue

Volume-7,ISSUE-1

Keywords