POWER EFFICIENT MULTI BIT GATE DRIVEN ANALYSIS FOR FLIP FLOPS USING VERILOG
Authors:
AKULA MANIKANTA, P.SUBHASHINI
Page No: 153-161
Volume & Issue
Volume-8,ISSUE-11
Keywords
