TRUSTED LOW-LATENCY VITERBI FORMULA ARCHITECTURES BENCHMARKED ON ASIC AND ALSO FPGA
Authors:
T.R. KAMESWARA RAO , MR. P. NAGARAJA KUMAR , MR. K. NIRANJAN REDDY
Page No: 64-70
Volume & Issue
Volume-8,ISSUE-12
Keywords
