LOW COMPLEXITY VLSI ARCHITECTURE FOR VARIABLE RATE DECODER

Authors:

Kothakapu Preethi , Mrs.B.Hemalatha

Page No: 124-129

Abstract:

In this work, we examine the various post-processing strategies utilized after the iterative decoder has deciphered a product's unique identifier code

Description:

.

Volume & Issue

Volume-12,ISSUE-12

Keywords

.